Sal 2
暂无分享,去创建一个
Ashish Tiwari | Natarajan Shankar | Harald Ruess | Maria Sorea | Leonardo Mendonça de Moura | John M. Rushby | Sam Owre | N. Shankar | L. D. Moura | A. Tiwari | S. Owre | J. Rushby | H. Ruess | M. Sorea
[1] David L. Dill,et al. CVC: A Cooperating Validity Checker , 2002, CAV.
[2] Natarajan Shankar,et al. Subtypes for Specifications: Predicate Subtyping in PVS , 1998, IEEE Trans. Software Eng..
[3] Harald Ruess,et al. Lazy Theorem Proving for Bounded Model Checking over Infinite Domains , 2002, CADE.
[4] Ashish Tiwari. Approximate Reachability for Linear Systems , 2003, HSCC.
[5] Joao Marques-Silva,et al. GRASP-A new search algorithm for satisfiability , 1996, Proceedings of International Conference on Computer Aided Design.
[6] N. Shankar,et al. Counterexample-Driven Model Checking ? , 2003 .
[7] Natarajan Shankar,et al. The ICS Decision Procedures for Embedded Deduction , 2004, IJCAR.
[8] Bruno Dutertre,et al. Modeling and Verification of a Fault-Tolerant Real-Time Startup Protocol Using Calendar Automata , 2004, FORMATS/FTRTFT.
[9] Leonardo Mendonça de Moura,et al. Generating efficient test sets with a model checker , 2004, Proceedings of the Second International Conference on Software Engineering and Formal Methods, 2004. SEFM 2004..
[10] Harald Ruess,et al. Bounded Model Checking and Induction: From Refutation to Verification (Extended Abstract, Category A) , 2003, CAV.
[11] Sanjit A. Seshia,et al. Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions , 2002, CAV.
[12] Maria Sorea,et al. Model checking a fault-tolerant startup algorithm: from design exploration to exhaustive fault simulation , 2004, International Conference on Dependable Systems and Networks, 2004.
[13] David L. Dill,et al. A decision procedure for bit-vector arithmetic , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[14] K. Sakallah,et al. A New Search Algorithm for Satisfiability , 1996 .
[15] Sharad Malik,et al. Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).