A regulated supply tunning voltage-controlled oscillator with built-in test and calibration

This paper presents a regulated supply tuning voltage-controlled oscillator with built-in test and calibration. A low-dropout regulator with an integrated low-pass filter operates as a frequency-tuning element with inherent noise suppression. Frequency calibration employs a bias current tuning in three frequency ranges for adjusting an oscillation frequency shift caused by parametric faults. Built-in voltage and current sensors facilitates on-chip accessibility and testability for catastrophic faults. Circuit implementation using 0.18-µm CMOS technology demonstrates low jitter performance of less than 14.32ps at the oscillation frequency of 200MHz. High and low frequency ranges can be calibrated with the offset frequencies of 22MHz and 20MHz, respectively, through two-bit control signals. Tests for potential shorts and opens show total fault coverage of 83.68%.

[1]  E. Alon,et al.  Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.

[2]  S. Gondi,et al.  Low-Power Supply-Regulation Techniques for Ring Oscillators in Phase-Locked Loops Using a Split-Tuned Architecture , 2009, IEEE Journal of Solid-State Circuits.

[3]  U. Moon,et al.  An On-Chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators , 2006, VLSIC 2006.

[4]  Guido Gronthoud,et al.  Multi-VDD Testing for Analog Circuits , 2005, J. Electron. Test..

[5]  J. P. de Gyvez,et al.  A multi-band single-loop PLL frequency synthesizer with dynamically-controlled switched tuning VCO , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[6]  Ping-Hsuan Hsieh,et al.  Minimizing the Supply Sensitivity of a CMOS Ring Oscillator Through Jointly Biasing the Supply and Control Voltages , 2009, IEEE Journal of Solid-State Circuits.

[7]  Georges Gielen,et al.  Testing of analog integrated circuits based on power-supply current monitoring and discrimination analysis , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[8]  Jaime Ramírez-Angulo,et al.  Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard , 2003, J. Electron. Test..

[9]  Kuo-Hsing Cheng,et al.  A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Un-Ku Moon,et al.  A 0.5-GHz to 2.5-GHz PLL With Fully Differential Supply Regulated Tuning , 2006, IEEE Journal of Solid-State Circuits.

[11]  Chih-Kong Ken Yang,et al.  Minimizing the supply sensitivity of CMOS ring oscillator by jointly biasing the supply and control voltage , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[12]  André Ivanov,et al.  An all-digital DFT scheme for testing catastrophic faults in PLLs , 2003, IEEE Design & Test of Computers.

[13]  Igor M. Filanovsky,et al.  A Novel On-Chip Amplifier for Fast IDD Current Monitoring , 2004 .

[14]  M. Zwolinski,et al.  Testing analog circuits by supply voltage variation and supply current monitoring , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).