Optimum Layout of Low Power LC-Based Digitally Controlled Oscillator for Bluetooth Low Energy in a 4G/5G LTE System

This paper presents an optimum layout method of a low-power, digitally controlled oscillator (DCO) for a Bluetooth low-energy (BLE) transceiver in a 4G/5G LTE system. For the optimal LC-based DCO layout, three different layouts, including different gm cell locations and an Al metal layer, were implemented, and performance was compared and verified for BLE application. The implemented neck DCO (NDCO), where the gm cell is located in the neck of the main inductor, showed superior performance compared to other layouts in terms of low phase noise and low power consumption. The designed NDCO had a low phase noise of −116.1 dBc/Hz at 1 MHz with a 0.5 mW power consumption. The supply voltage and oscillation frequency range were 0.8 V and 4.7–5.7 GHz, respectively, and the NDCO designed with the optimal layout had a good figure-of-merit of −192.6 dBc/Hz.

[1]  Myounggon Kang,et al.  Cost-Effective 4 GHz VCO Using Only Miniature Spirals Realized in a 0.18 μm CMOS Process for Wireless Sensor Network (WSN) Applications , 2019 .

[2]  Gerhard P. Hancke,et al.  Building Upon NB-IoT Networks: A Roadmap Towards 5G New Radio Networks , 2020, IEEE Access.

[3]  Alan N. Willson,et al.  A 2.8–3.2-GHz Fractional- $N$ Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO , 2013, IEEE Journal of Solid-State Circuits.

[4]  Shinwoong Kim,et al.  A 14-nm 0.14-psrms Fractional-N Digital PLL With a 0.2-ps Resolution ADC-Assisted Coarse/Fine-Conversion Chopping TDC and TDC Nonlinearity Calibration , 2017, IEEE Journal of Solid-State Circuits.

[6]  R.B. Staszewski,et al.  A digitally controlled oscillator system for SAW-less transmitters in cellular handsets , 2006, IEEE Journal of Solid-State Circuits.

[7]  Vadim Issakov,et al.  A 5.9-to-7.8 GHz VCO in 65 nm CMOS using high-Q inductor in an embedded Wafer Level BGA package , 2011, 2011 IEEE MTT-S International Microwave Symposium.

[8]  Poras T. Balsara,et al.  Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[9]  Xin Wang,et al.  A 0.5~0.7 V LC Digitally Controlled Oscillator Based on a Multi-Stage Capacitance Shrinking Technique , 2019, Electronics.

[10]  Sang-Sun Yoo,et al.  A 5.8-GHz High-Frequency Resolution Digitally Controlled Oscillator Using the Difference Between Inversion and Accumulation Mode Capacitance of pMOS Varactors , 2011, IEEE Transactions on Microwave Theory and Techniques.

[11]  Kang-Yoon Lee,et al.  Design of 0.68-mW LC-based Digitally Controlled Oscillator (DCO) for Bluetooth Low Energy (BLE) Transceiver , 2017 .

[12]  Kartikeya Mayaram,et al.  350 mV, 5 GHz Class-D Enhanced Swing Differential and Quadrature VCOs in 65 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[13]  Pui-In Mak,et al.  A 2.4 GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse Blixer + Hybrid Filter Topology in 65 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.