Circuit Switching with Input Queuing: An Analysis for the d-Dimensional Wraparound Mesh and the Hypercube

We analyze circuit switching in a multiprocessor network, where connection requests (or sessions) arrive at each node of the network according to a Poisson process with rate /spl lambda/. Each session joins the appropriate input-queue at its source node, and, upon advancing to the head of the queue, transmits a setup packet to establish a connection. If the setup packet is successful, it reserves the links on the path for the duration of the session, and the session is served without interruptions. Otherwise, the connection request remains queued at the source, and subsequent attempts are made to establish the circuit. We analyze the queue of connection requests at the input-buffer of a network link, and obtain analytic expressions for the stability region, the average queuing delay, the average connection time, the average waiting time, and the average total delay, which show how these parameters depend on system variables, such as network dimension and session arrival rate. The queuing analysis focuses on the input-queue of a particular link, and accounts for the interactions with queues of other links through the retrial attempts and the associated probability of success. The queuing analysis is independent of the particular network topology under consideration, as long as the probability that a session arriving at a random time successfully establishes a connection can be calculated for that network. Simulations demonstrate the close agreement between the observed network behavior and that predicted by the analysis.

[1]  Krishnan Padmanabhan,et al.  Performance of the Direct Binary n-Cube Network for Multiprocessors , 1989, IEEE Trans. Computers.

[2]  Richard M. Fujimoto,et al.  Multicomputer Networks: Message-Based Parallel Processing , 1987 .

[3]  Leonard Kleinrock,et al.  Theory, Volume 1, Queueing Systems , 1975 .

[4]  D. A. Reed,et al.  Networks for parallel processors: measurements and prognostications , 1988, C3P.

[5]  Bruno Ciciani,et al.  On modeling link conflict resolution strategies for circuit-switching hypercubes , 1991, [1991] Proceedings, Advanced Computer Technology, Reliable Systems and Applications.

[6]  Dharma P. Agrawal,et al.  Performance of multiprocessor interconnection networks , 1989, Computer.

[7]  William J. Dally,et al.  Performance Analysis of k-Ary n-Cube Interconnection Networks , 1987, IEEE Trans. Computers.

[8]  S. Yalamanchili,et al.  Analytical models of bandwidth allocation in pipelined k-ary n-cubes , 1993, [1993] Proceedings Seventh International Parallel Processing Symposium.

[9]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[10]  Cauligi S. Raghavendra,et al.  Flexible Routing Criteria for Circuit-Switched Hypercubes , 1994, J. Parallel Distributed Comput..

[11]  Abdou Youssef Online communication on circuit-switched fixed routing meshes , 1992, Proceedings Sixth International Parallel Processing Symposium.

[12]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[13]  Arun K. Somani,et al.  Rearrangeable Circuit-Switched Hypercube Architecture for Routing Permutations , 1993, J. Parallel Distributed Comput..

[14]  A.K. Somani,et al.  Efficient distributed routing algorithms for a synchronous circuit-switched hypercube , 1992, Eleventh Annual International Phoenix Conference on Computers and Communication [1992 Conference Proceedings].

[15]  D. Grunwald,et al.  The Performance of Multicomputer Interconnection Networks , 1987, Computer.