1.2-V Analog Interface for a 300-MSps HD Video Digitizer in Core 65-nm CMOS

This paper describes the front-end of a fully integrated analog interface for 300 MSps, high-definition video digitizers in a system on-chip environment. The analog interface is implemented in a 1.2 V, 65-nm digital CMOS process and the design minimizes the number of power domains using core transistors only. Each analog video receiver channel contains an integrated multiplexer with a current-mode dc-clamp, a programmable gain amplifier (PGA) and a pseudo second-order RC low-pass filter. The digital charge-pump clamp is integrated with low-voltage bootstrapped tee-switches inside the multiplexer, while restoring the dc component of ac-coupled inputs. The PGA contains a four-stage fully symmetric pseudo-differential amplifier with common-mode feedforward and inherent common-mode feedback, utilized in a closed loop capacitive feedback configuration. The amplifier features offset cancellation during the horizontal blanking. The video interface is evaluated using a unique test signal over a range of video formats for INL+/DNL+, INL-/DNL-. The 0.07-0.39 mV INL, 2-70 μV DNL, and 66-74 dB of SFDR, enable us to target various formats for 9-12 bit Low-voltage digitizers.

[1]  J.H. Huijsing,et al.  A CMOS Chopper Offset-Stabilized Opamp , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[2]  M. Declercq,et al.  Fast CMOS Amplifiers for High-Frequency Switched-Capacitor Circuits , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.

[3]  Guido Torelli,et al.  1-V Rail-to-Rail CMOS OpAmp With Improved Bulk-Driven Input Stage , 2007, IEEE Journal of Solid-State Circuits.

[4]  Zhu Zhi,et al.  Design of High-speed Active Anti-aliasing Filter for Video Application , 2007, 2007 8th International Conference on Electronic Measurement and Instruments.

[5]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[6]  E. Sánchez-Sinencio,et al.  Nonlinear effects in pseudo differential OTAs with CMFB , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[7]  Håkan Johansson,et al.  A Least-Squares Filter Design Technique for the Compensation of Frequency Response Mismatch Errors in Time-Interleaved A/D Converters , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Gonggui Xu,et al.  A programmable gain amplifier buffer design for video applications , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  G. Torelli,et al.  Input/output rail-to-rail video op-amp with constant behaviour over the entire voltage range , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[10]  Syed Ahmed Aamir,et al.  A 500-MHz low-voltage programmable gain amplifier for HD video in 65-nm CMOS , 2010, NORCHIP 2010.

[11]  M. J. Callahan,et al.  Integrated PCM Codec , 1979, IEEE Trans. Commun..

[12]  Michiel Steyaert,et al.  A 1-V 84-dB DR 1-MHz bandwidth cascade 3–1 Delta-Sigma ADC in 65-nm CMOS , 2009, 2009 Proceedings of ESSCIRC.

[13]  Michael A. Soderstrand,et al.  A 2.7 V CMOS Analog Front End for CCD Video Systems , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[14]  Andreas Kaiser,et al.  Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping , 2001, IEEE J. Solid State Circuits.

[15]  T. Ytterdal,et al.  Bootstrapped switch in low-voltage digital 90nm CMOS technology , 2005, 2005 NORCHIP.

[16]  Wolfgang Pribyl,et al.  A 40mW pseudo-differential 200MHz analog video pre-processing for HDTV flat-panel displays , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[17]  G. Ferri,et al.  A rail-to-rail constant-g/sub m/ low-voltage CMOS operational transconductance amplifier , 1997 .

[18]  Edgar Sanchez-Sinencio,et al.  A fully balanced pseudo-differential OTA with common-mode feedforward and inherent common-mode feedback detector , 2003, IEEE J. Solid State Circuits.

[19]  J. Jacob Wikner,et al.  Inter-channel offset and gain mismatch correction for time-interleaved pipelined ADCs , 2011, Microelectron. J..

[20]  J. Silva-Martinez,et al.  A low–voltage fully balanced OTA with common mode feedforward and inherent common mode feedback detector , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[21]  V. Saxena,et al.  Indirect feedback compensation of CMOS op-amps , 2006, 2006 IEEE Workshop on Microelectronics and Electron Devices, 2006. WMED '06..

[22]  J. Jacob Wikner,et al.  Frequency compensation of high-speed, low-voltage CMOS multistage amplifiers , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[23]  J. Jacob Wikner,et al.  A 1.2-V pseudo-differential OTA with common-mode feedforward in 65-NM CMOS , 2010, ICECS.

[24]  Edgar Sánchez-Sinencio,et al.  A low voltage operational transconductance amplifier using common mode feedforward for high frequency switched capacitor circuits , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[25]  Kari Halonen,et al.  Bootstrapped switch without bulk effect in standard CMOS technology , 2002 .

[26]  Kofi A. A. Makinwa,et al.  Dynamic Offset Compensated CMOS Amplifiers , 2009 .

[27]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[28]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[29]  Håkan Johansson,et al.  A Polynomial-Based Time-Varying Filter Structure for the Compensation of Frequency-Response Mismatch Errors in Time-Interleaved ADCs , 2009, IEEE Journal of Selected Topics in Signal Processing.

[30]  Horst Zimmermann,et al.  A 1GHz-GBW operational amplifier for DVB-H receivers in 65nm CMOS , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[31]  W Redman-White,et al.  A robust analogue interface system for sub-micron CMOS video DSP , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[32]  Annajirao Garimella,et al.  Single Miller compensation using inverting current buffer for multi-stage amplifiers , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[33]  Chong-Gun Yu,et al.  An automatic offset compensation scheme with ping-pong control for CMOS operational amplifiers , 1994 .

[34]  Georges Gielen.  Modeling and simulation for low power in mixed-signal integrated systems , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[35]  Yi-Gyeong Kim,et al.  A 0.9-V 60-$\mu{\hbox {W}}$ 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range , 2008, IEEE Journal of Solid-State Circuits.

[36]  P. Kinget,et al.  0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[37]  Andrea Baschirotto,et al.  A 3 V 12-55 MHz BiCMOS pseudo-differential continuous-time filter , 1995 .

[38]  Jesper Steensgaard,et al.  Bootstrapped low-voltage analog switches , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[39]  V. Saxena,et al.  Compensation of CMOS op-amps using split-length transistors , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[40]  F. Volmari,et al.  Switched-capacitor Circuits For Analog Video Signal Processing , 1993, IEEE 1993 International Conference on Consumer Electronics Digest of Technical Papers.

[41]  Gaetano Palumbo,et al.  Hybrid nested Miller compensation with nulling resistors , 2002, 9th International Conference on Electronics, Circuits and Systems.

[42]  E. Sanchez-Sinencio,et al.  A multistage amplifier topology with nested Gm-C compensation for low-voltage application , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[43]  H. H. Li,et al.  A rail-to-rail, constant gain, buffered op-amp for real time video applications , 1997 .

[44]  C. Stacey,et al.  Mixed digital/analog signal processing for a single-chip 251Q U interface transceiver , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[45]  Horst Zimmermann,et al.  Efficient four-stage frequency compensation for low-voltage amplifiers , 2008, 2008 IEEE International Symposium on Circuits and Systems.