A new energy efficient two phase adiabatic logic for low power VLSI applications

This paper proposes a 4:1 Multiplexer circuit based on a new energy efficient two phase clocked adiabatic logic. Inverter based on the proposed technique has been compared with CMOS and PFAL (positive feedback adiabatic logic) based inverters. Results show significant power saving in the 10 to 200MHz range. The proposed multiplexer circuit dissipates 0.35μW power at a frequency of 10MHz and a load capacitance of 1fF. To verify the proposed circuit, TSPICE simulations were carried out using 90nm technology.

[1]  Kaushik Roy,et al.  Energy recovery circuits using reversible and partially reversible logic , 1996 .

[2]  J. P. Raina,et al.  Two-Phase sinusoidal Power-Clocked Quasi-Adiabatic Logic Circuits , 2010, J. Circuits Syst. Comput..

[3]  L. Reyneri,et al.  Positive feedback in adiabatic logic , 1996 .

[4]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Yasuhiro Takahashi,et al.  Two phase clocked adiabatic static CMOS logic , 2009, 2009 International Symposium on System-on-Chip.

[6]  S. Samanta.  Adiabatic computing: A contemporary review , 2009, 2009 4th International Conference on Computers and Devices for Communication (CODEC).

[7]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.