Design and Analysis of CMOS High-Speed High Dynamic-Range Track-and-Hold Amplifiers

Design and analysis of two high-speed high dynamic-range track-and-hold amplifiers are presented in this paper using 65- and 90-nm CMOS processes. To achieve remarkable circuit performance in the advanced CMOS regime, the cascode topology with an inductive peaking technique and the distributed topology are employed in the track-and-hold amplifiers. The circuit topology is investigated to obtain the design methodology of the CMOS high-speed high dynamic-range track-and-hold amplifier. The theoretical calculation is presented to completely verify the design concept. Moreover, the proposed CMOS track-and-hold amplifiers demonstrate wide bandwidth and good linearity. With a dc power consumption of 197 mW, the 65-nm CMOS track-and-hold amplifier features an input bandwidth of up to 7 GHz, a spurious-free dynamic range (SFDR) of 44.6 dB, and a total harmonic distortion (THD) of -44.5 dB. With a dc power consumption of 216 mW, the 90-nm CMOS track-and-hold amplifier features an input bandwidth of 19 GHz, an SFDR of 47.5 dB, and a THD of -44.5 dB. The proposed CMOS track-and-hold amplifiers are suitable for the high-resolution high-speed analog-to-digital converter with low dc supply voltage and power.

[1]  Agnieszka Konczykowska,et al.  70 GSa/s and 51 GHz bandwidth track-and-hold amplifier in InP DHBT process , 2013 .

[2]  Jean-Olivier Plouchart,et al.  An 8-bit 1.5GS/s flash ADC using post-manufacturing statistical selection , 2010, IEEE Custom Integrated Circuits Conference 2010.

[3]  Achour Ouslimani,et al.  A 40 GSamples/s InP-DHBT Track-and-Hold Amplifier with high dynamic range and large bandwidth , 2012, 2012 8th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP).

[4]  F. Ellinger,et al.  10-GS/s track and hold circuit in 28 nm CMOS , 2013, 2013 International Semiconductor Conference Dresden - Grenoble (ISCDG).

[5]  A. Ouslimani,et al.  A 50-GHz-small-signal-bandwidth 50 GSa/s Track&Hold Amplifier in InP DHBT technology , 2012, 2012 IEEE/MTT-S International Microwave Symposium Digest.

[6]  Anand Gopinath,et al.  A 20 GS/s 1.2 V 0.13 $\mu\hbox{m}$ CMOS Switched Cascode Track-and-Hold Amplifier , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Michael Epp,et al.  A 6 Ghz input bandwidth 2 Vpp-diff input range 6.4 GS/s track-and-hold circuit in 0.25 μm BiCMOS , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[8]  A. Ouslimani,et al.  A 4 GSa/s, 16-GHz input bandwidth master-slave track-and-hold amplifier in InP DHBT technology , 2012, 2012 20th Telecommunications Forum (TELFOR).

[9]  Rui Paulo Martins,et al.  A Rapid Power-Switchable Track-and-Hold Amplifier in 90-nm CMOS , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Francesco Centurelli,et al.  A model for the distortion due to switch on-resistance in sample-and-hold circuits , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Hong-Yeh Chang,et al.  A Low Loss High Isolation DC-60 GHz SPDT Traveling-Wave Switch With a Body Bias Technique in 90 nm CMOS Process , 2010, IEEE Microwave and Wireless Components Letters.

[12]  Hong-Yeh Chang,et al.  65-nm CMOS Dual-Gate Device for $Ka$-Band Broadband Low-Noise Amplifier and High-Accuracy Quadrature Voltage-Controlled Oscillator , 2013, IEEE Transactions on Microwave Theory and Techniques.

[13]  R. Krithivasan,et al.  A 5-bit, 18 GS/sec SiGe HBT track-and-hold amplifier , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[14]  S.P. Voinigescu,et al.  Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18-$muhbox m$SiGe BiCMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[15]  Yu-Cheng Liu,et al.  Design and Analysis of a DC–43.5-GHz Fully Integrated Distributed Amplifier Using GaAs HEMT–HBT Cascode Gain Stage , 2011, IEEE Transactions on Microwave Theory and Techniques.

[16]  Hsin-Liang Chen,et al.  A 5-GS/s 46-dBc SFDR track and hold amplifier , 2012, 2012 International Symposium on Intelligent Signal Processing and Communications Systems.

[17]  Andreas Leven,et al.  A 6-b 12-GSamples/s track-and-hold amplifier in InP DHBT technology , 2003 .

[18]  A. Boni,et al.  A 10-b 185-MS/s track-and-hold in 0.35-/spl mu/m CMOS , 2001 .

[19]  Sorin P. Voinigescu,et al.  Design methodology for a 40-GSamples/s track and hold amplifier in 0.18-μm SiGe BiCMOS technology , 2006 .

[20]  Wei-Min Lance Kuo,et al.  A 40 GS/s SiGe track-and-hold amplifier , 2008, 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[21]  Kevin Chen,et al.  A 12 GB/s 3-GHz input bandwidth track-and-hold amplifier in 65 nm CMOS with 48-dB spur-free dynamic range , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[22]  A. Ouslimani,et al.  A 1-GSample/s, 15-GHz Input Bandwidth Master–Slave Track-and-Hold Amplifier in InP DHBT Technology , 2009, IEEE Transactions on Microwave Theory and Techniques.

[23]  H. Veenstra,et al.  SiGe BiCMOS Technology , 2005 .

[24]  S.P. Voinigescu,et al.  A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees , 2009, IEEE Journal of Solid-State Circuits.

[25]  Chih-Chun Shen,et al.  A Monolithic 3.5-to-6.5 GHz GaAs HBT-HEMT/Common-Emitter and Common-Gate Stacked Power Amplifier , 2012, IEEE Microwave and Wireless Components Letters.

[26]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .