A self-timed real-time sorting network

High speed networks are expected to carry traffic classes with diverse Quality of Service (QoS) guarantees. For efficient utilization of resources, sophisticated scheduling protocols are needed; however; these must be implemented without sacrificing the maximum possible bandwidth. This paper presents the architecture and implementation of a self-timed real-time sorting network to be used in packet switches that support a diverse mix of traffic. The sorting network receives packets with appropriately assigned priorities, and schedules the packets for departure in a highest-priority-first manner. The circuit implementation uses zero-overhead, self-timed, self-precharging domino logic and timed-roadblock techniques to minimize the circuit latency. Experimental chips being built using the techniques described in this paper support 10 Gb/s links with ATM size packets.

[1]  Jean C. Walrand,et al.  High-performance communication networks , 1999 .

[2]  S. E. Butner,et al.  On the limits of electronic ATM switching , 1996 .

[3]  Rene L. Cruz,et al.  Quality of Service Guarantees in Virtual Circuit Switched Networks , 1995, IEEE J. Sel. Areas Commun..

[4]  Naoaki Yamanaka,et al.  Architectural choices in large scale ATM switches , 1998 .

[5]  Rajgopal Kannan,et al.  A High-Speed Hardware Efficient Optical Sorting Network , 1995 .

[6]  Ioannis Stavrakakis,et al.  ATM traffic management with diversified loss and delay requirements , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[7]  M.A. Horowitz,et al.  Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  Kenneth Y. Yun,et al.  Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations) , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Kenneth Y. Yun,et al.  Automatic synthesis of extended burst-mode circuits. II. (Automaticsynthesis) , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Rene L. Cruz,et al.  COD: alternative architectures for high speed packet switching , 1996, TNET.

[11]  Rob Palmer,et al.  An experimental ATM switch for BISDN studies , 1990 .

[12]  Simon W. Moore,et al.  Tagged Up/Down Sorter - A Hardware Priority Queue , 1995, Comput. J..

[13]  Alberto Leon-Garcia,et al.  The Single-Queue Switch: A Building Block for Switches with Programmable Scheduling , 1997, IEEE J. Sel. Areas Commun..

[14]  Ka Lun Eddie Law,et al.  A Large Scalable ATM Multicast Switch , 1997, IEEE J. Sel. Areas Commun..