Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits

Due to the absence of a global clock and the presence of more state holding elements that synchronize the control and data paths, conventional Automatic Test Pattern Generation (ATPG) algorithms fail when applied to asynchronous circuits, leading to poor fault coverage. This paper presents a design for test (DFT) technique for a popular asynchronous design paradigm called NULL Convention Logic (NCL) aimed at making NCL designs testable using existing DFT tools with reasonable gate overhead. The proposed technique performs test points (TPs) insertion using Sandia Controllability and Observability Program (SCOAP) analysis to enhance the controllability of feedback nets and observability for fault sites that are flagged unobservable. An Automatic DFT Insertion Flow (ADIF) algorithm and a custom ATPG NCL primitive gates library are developed. The developed DFT technique has been verified on several NCL benchmark circuits

[1]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[2]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[3]  Sungho Kang,et al.  New scan design of asynchronous sequential circuits , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[4]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[5]  Alex Kondratyev,et al.  Testing of asynchronous designs by "inappropriate" means. Synchronous approach , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[6]  Srimat T. Chakradhar,et al.  Synchronous test generation model for asynchronous circuits , 1996, Proceedings of 9th International Conference on VLSI Design.

[7]  Minsu Choi,et al.  Design and characterization of null convention self-timed multipliers , 2003, IEEE Design & Test of Computers.

[8]  Gerald E. Sobelman,et al.  CMOS circuit design of threshold gates with hysteresis , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[9]  S. C. Smith.  Development of a large word-width high-speed asynchronous multiply and accumulate unit , 2005, Integr..

[10]  Ronald F. DeMara,et al.  Optimization of NULL convention self-timed circuits , 2004, Integr..

[11]  M. Rem,et al.  VLSI programming , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[12]  Karl Fant.  Logically Determined Design: Clockless System Design with NULL Convention Logic , 2005 .

[13]  Alexander Saldanha,et al.  Partial scan delay fault testing of asynchronous circuits , 1997, International Conference on Computer Aided Design.