论文信息 - Emitter injection control in LVTSCR for latch-up free ESD protection

Emitter injection control in LVTSCR for latch-up free ESD protection

A low-voltage triggered silicon controlled rectifier with optimized holding voltage for ESD protection, has been developed and is demonstrated in a 0.18 /spl mu/m CMOS technology. Process and device simulation is used to determine the relationship between electrical parameters and geometrical features. Pulse measurements of silicon test structures demonstrate that the ESD efficiency of this approach is 3-5 times that of a conventional grounded gate snapback n-MOS with the same holding voltage.

A. Concannon | V. Vashchenko | P. Hopper | M. Ter Beek

[1] V. F. Sinkevitch,et al. Negative differential conductivity and isothermal drain breakdown of the GaAs MESFET , 1996 .

[2] Sheng-Lyang Jang,et al. MOSFET triggering silicon controlled rectifiers for electrostatic discharge protection circuits , 2001 .

[3] V. F. Sinkevitch,et al. Electrical instability and filamentation in ggMOS protection structures , 1997 .

[4] Ming-Dou Ker,et al. Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger , 2000 .

[5] J. B. Martynov,et al. Electrical current instability at gate breakdown in GaAs MESFET , 1996 .

[6] A. Amerasekera,et al. Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuits , 1995, Proceedings of International Electron Devices Meeting.