Estimating likelihood of correctness for error candidates to assist debugging faulty HDL designs

Debugging priority is a helpful technique to assist debugging faulty HDL designs. However, the debugging priority obtained by confidence score sorting is not good enough due to the inaccuracy in estimating the likelihood of correctness for error candidates. Therefore, we developed the refined confidence score for deriving better debugging priority.

[1]  Thomas Kropf,et al.  Efficient design error correction of digital circuits , 2000, Proceedings 2000 International Conference on Computer Design.

[2]  Shi-Yu Huang,et al.  ErrorTracer: design error diagnosis based on fault simulation techniques , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Ibrahim N. Hajj,et al.  Diagnosis and Correction of Logic Design Errors in Digital Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[4]  Jing-Yang Jou,et al.  An efficient approach for error diagnosis in HDL design , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  Masahiro Tomita,et al.  An algorithm for locating logic design errors , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Chien-Nan Jimmy Liu,et al.  Effective error diagnosis for RTL designs in HDLs , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[7]  Masahiro Fujita,et al.  Hierarchical error diagnosis targeting RTL circuits , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[8]  Liaw Heh-Tyan,et al.  Efficient automatic diagnosis of digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[9]  Daniel Brand,et al.  Incremental synthesis , 1994, ICCAD '94.