A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision
暂无分享,去创建一个
[1] Tong Liu,et al. Performance improvement with circuit-level speculation , 2000, MICRO 33.
[2] Kaushik Roy,et al. CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Kaushik Roy,et al. Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator , 2009, ISLPED.
[4] Gang Wang,et al. Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.
[5] Ku He,et al. Modeling and synthesis of quality-energy optimal approximate adders , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[6] Christoph M. Kirsch,et al. Incorrect systems: It's not the problem, It's the solution , 2012, DAC Design Automation Conference 2012.
[7] Lingamneni Avinash,et al. Ten Years of Building Broken Chips: The Physics and Engineering of Inexact Computing , 2013, TECS.
[8] Hang Zhang,et al. Balancing Adder for error tolerant applications , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[9] Yong Zhang,et al. An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Fabrizio Lombardi,et al. An Analytical Framework for Evaluating the Error Characteristics of Approximate Adders , 2015, IEEE Transactions on Computers.
[11] Krishna V. Palem,et al. Automatic generation of inexact digital circuits by gate-level pruning , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[12] Christian C. Enz,et al. Energy-efficient inexact speculative adder with high performance and accuracy control , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).