An Implementation of Real-Time Phased Array Radar Fundamental Functions on a DSP-Focused, High-Performance, Embedded Computing Platform

This paper investigates the feasibility of a backend design for real-time, multiple-channel processing digital phased array system, particularly for high-performance embedded computing platforms constructed of general purpose digital signal processors. First, we obtained the lab-scale backend performance benchmark from simulating beamforming, pulse compression, and Doppler filtering based on a Micro Telecom Computing Architecture (MTCA) chassis using the Serial RapidIO protocol in backplane communication. Next, a field-scale demonstrator of a multifunctional phased array radar is emulated by using the similar configuration. Interestingly, the performance of a barebones design is compared to that of emerging tools that systematically take advantage of parallelism and multicore capabilities, including the Open Computing Language.

[1]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[2]  Markus Kowarschik,et al.  An Overview of Cache Optimization Techniques and Cache-Aware Numerical Algorithms , 2002, Algorithms for Memory Hierarchies.

[3]  Sam Fuller.  RapidIO: The Embedded System Interconnect , 2004 .

[4]  S.F. Reddaway,et al.  Ultra-high performance, low-power, data parallel radar implementations , 2005, IEEE International Radar Conference, 2005..

[5]  Javier Vázquez Castillo,et al.  Dual Super-Systolic Core for Real-Time Reconstructive Algorithms of High-Resolution Radar/SAR Imaging Systems , 2012, Sensors.

[6]  C. Thomas,et al.  GPS time transfer , 1991 .

[7]  Moha M'rabet Hassani,et al.  Real-time parallel implementation of Pulse-Doppler radar signal processing chain on a massively parallel machine based on multi-core DSP and Serial RapidIO interconnect , 2014, EURASIP J. Adv. Signal Process..

[8]  D. I. Jones,et al.  A Eurocard computer using transputers for control systems applications , 1989 .

[9]  Hsueh-Jyh Li,et al.  Utilization of multiple polarization data for aerospace target identification , 1995 .

[10]  David R. Martinez,et al.  Application of Reconfigurable Computing to a High Performance Front-End Radar Signal Processor , 2001, J. VLSI Signal Process..

[11]  Vyacheslav Tuzlukov.  Signal Processing in Radar Systems , 2012 .

[12]  John P. Fishburn,et al.  Clock Skew Optimization , 1990, IEEE Trans. Computers.

[13]  Takeo Kanade,et al.  Algorithms for cooperative multisensor surveillance , 2001, Proc. IEEE.

[14]  Ya-Shian Li-Baboud,et al.  A practical implementation of distributed system control over an asynchronous Ethernet network using time stamped data , 2010, 2010 IEEE International Conference on Automation Science and Engineering.

[15]  Alan D. George,et al.  RapidIO for radar processing in advanced space systems , 2007, TECS.

[16]  Guifu Zhang,et al.  Design and manufacturing of a cylindrical polarimetric phased array radar (CPPAR) antenna for weather sensing applications , 2014, 2014 IEEE Antennas and Propagation Society International Symposium (APSURSI).