A fuzzy-based performance-enhancing input selection technique for network-on-chip

The performance of network-on-chip (NOC) largely depends on the underlying routing techniques. A routing technique has two constituencies: output selection and input selection. This paper focuses on the improvement of input selection part. Two traditional input selections have been used in NOC, firstcome-first-served (FCFS) input selection and Round-Robin input selection. Also, recently a contentionaware input selection (CAIS) technique has been presented for NOC, but there are some problems and defections in this technique. In this paper we eliminate the problems and defections of CAIS technique to develop a simple yet effective input selection technique named Fuzzy-based contention-aware input selection (FCAIS). When there are contentions of multiple input channels competing for the same output channel, FCAIS decides which input channel obtains the access depending on the two parameters: contention level of the upstream switches and AGE of the all input channels. In this scheme each switch selects one of the input channels with highest priority, which is calculated by a fuzzy controller. The simulation results with different traffic patterns show that FCAIS can achieves better performance than the FCFS and CAIS input selections, when combined with either deterministic or adaptive output selection.

[1]  T. Dumitras,et al.  Towards on-chip fault-tolerant communication , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[2]  Mahmood Fathy,et al.  A Predominant Routing for on-chip networks , 2009, 2009 4th International Design and Test Workshop (IDT).

[3]  Ahmad Khademzadeh,et al.  Spiral: A heuristic mapping algorithm for network on chip , 2007, IEICE Electron. Express.

[4]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[6]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Michael Reinfrank,et al.  An introduction to fuzzy control (2nd ed.) , 1996 .

[8]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[9]  Mahmut T. Kandemir,et al.  Fault tolerant algorithms for network-on-chip interconnect , 2004, IEEE Computer Society Annual Symposium on VLSI.

[10]  Hao Ying,et al.  Fuzzy control and modeling , 2000 .

[11]  Arash Dana,et al.  A fuzzy-based power-aware routing algorithm for network on chip , 2010, 2010 The 12th International Conference on Advanced Communication Technology (ICACT).

[12]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[13]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[14]  Marcelo Simoes.  Introduction to Fuzzy Control , 2003 .

[15]  Bashir M. Al-Hashimi,et al.  Improving routing efficiency for network-on-chip through contention-aware input selection , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[16]  Ahmad Khademzadeh,et al.  Crinkle: A heuristic mapping algorithm for network on chip , 2009, IEICE Electron. Express.

[17]  G. De Micheli,et al.  Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research , 2005, IEEE Des. Test Comput..

[18]  Ahmad Khademzadeh,et al.  DSM: A Heuristic Dynamic Spiral Mapping algorithm for network on chip , 2008, IEICE Electron. Express.

[19]  Ahmad Khademzadeh,et al.  BIOS: A New Efficient Routing Algorithm for Network on Chip , 2009 .