An Integrated CMOS Low Noise Amplifier for 3-5 GHz UWB Applications

For the ultra-wide-band communication applications, this work presents a two-stage topology to implement a low noise amplifier (LNA) based on the 0.18 um TSMC CMOS technology. We adopt the voltage-current resistor feedback and shunt-peaked circuit to obtain measurement results of maximum gain in 14.0 dB, noise figure below 5.25 dB, input and output reflection coefficients below -11dB within the bandwidth between 3 GHz to 5 GHz.

[1]  A. Ismail,et al.  A 3 to 10 GHz LNA using a wideband LC-ladder matching network , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Hyun Kyu Yu,et al.  Linearity, noise optimization for two stage RF CMOS LNA , 2001, Proceedings of IEEE Region 10 International Conference on Electrical and Electronic Technology. TENCON 2001 (Cat. No.01CH37239).

[3]  A. Bevilacqua,et al.  An ultra-wideband CMOS LNA for 3.1 to 10.6 GHz wireless receivers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  G. Gonzalez.  Microwave Transistor Amplifiers: Analysis and Design , 1984 .

[5]  Brian Ellis.  The Design of CMOS Radio-Frequency Integrated Circuits , 2004 .

[6]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[7]  Sungyong Jung,et al.  Ultra wideband CMOS low noise amplifier with active input matching , 2004, 2004 International Workshop on Ultra Wideband Systems Joint with Conference on Ultra Wideband Systems and Technologies. Joint UWBST & IWUWBS 2004 (IEEE Cat. No.04EX812).

[8]  Wei Guo,et al.  Noise and linearity analysis for a 1.9 GHz CMOS LNA , 2002, Asia-Pacific Conference on Circuits and Systems.