Dominant three pole placement in PID control loop with delay
暂无分享,去创建一个
[1] Roberto Sanchis,et al. PI and PID auto-tuning procedure based on simplified single parameter optimization ☆ , 2011 .
[2] Tomás Vyhlídal,et al. Ultimate-Frequency Based Three-Pole Dominant Placement in Delayed PID Control Loop , 2012, TDS.
[3] Tomás Vyhlídal,et al. Mapping Based Algorithm for Large-Scale Computation of Quasi-Polynomial Zeros , 2009, IEEE Transactions on Automatic Control.
[4] Karl Johan Åström,et al. Guaranteed dominant pole placement with PID controllers , 2009 .
[5] Shyh Hong Hwang,et al. CLOSED-LOOP TUNING METHOD BASED ON DOMINANT POLE PLACEMENT , 1995 .
[6] Aidan O'Dwyer,et al. Handbook of PI and PID controller tuning rules , 2003 .
[7] Pavel Zítek,et al. Ultimate-frequency based dominant pole placement , 2010 .
[8] Karl Johan Åström,et al. Dominant Pole Design - A Unified View of PID Controller Tuning , 1992 .
[9] Hsueh-Chia Chang,et al. A theoretical examination of closed-loop properties and tuning methods of single-loop PI controllers , 1987 .
[10] Wei Tang,et al. PID TUNING FOR DOMINANT POLES AND PHASE MARGIN , 2010 .