Implementation Cost Comparison of TSN Traffic Control Mechanisms

The IEEE Time-Sensitive Networking (TSN) Task Group specifies a set of standards that enables real-time communication with predictable and bounded delays over the Ethernet. Specifically, TSN introduces a new set of so-called shapers, which regulate traffic arrival and transmission in the networks. Prominent among those are the IEEE 802.1 Qbv Time Aware Shaper (TAS) and IEEE 802.1Qav Credit-Based Shaper (CBS). Another traffic control mechanism is the IEEE 802.1Qbu Frame Preemption. Most works in the literature have focused on the quantitative performance comparison between these mechanisms. However, the discussion on how they compare in terms of implementation cost has received less attention. In this paper, we provide a comprehensive comparison of the implementation cost of the aforementioned TSN traffic control mechanisms. This comparison can help system designers in choosing which of the mechanism(s) to deploy for their applications.

[1]  Patrick Meumeu Yomsi,et al.  Worst-case traversal time analysis of TSN with multi-level preemption , 2021, J. Syst. Archit..

[2]  Zifan Zhou,et al.  Analysis and implementation of packet preemption for Time Sensitive Networks , 2017, 2017 IEEE 18th International Conference on High Performance Switching and Routing (HPSR).

[3]  Rolf Ernst,et al.  Formal worst-case timing analysis of Ethernet TSN's time-aware and peristaltic shapers , 2015, 2015 IEEE Vehicular Networking Conference (VNC).

[4]  Johan J. Lukkien,et al.  Analysis of Ethernet-switch traffic shapers for in-vehicle networking applications , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Robert I. Davis,et al.  An Empirical Survey-based Study into Industry Practice in Real-time Systems , 2020, 2020 IEEE Real-Time Systems Symposium (RTSS).

[6]  Mladen Knezic,et al.  Implementation Aspects of Multi-Level Frame Preemption in TSN , 2020, 2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA).

[7]  Thomas C. Schmidt,et al.  Extending IEEE 802.1 AVB with time-triggered scheduling: A simulation study of the coexistence of synchronous and asynchronous traffic , 2013, 2013 IEEE Vehicular Networking Conference.

[8]  David Hellmanns,et al.  On the Performance of Stream-based, Class-based Time-aware Shaping and Frame Preemption in TSN , 2020, 2020 IEEE International Conference on Industrial Technology (ICIT).

[9]  Rolf Ernst,et al.  Formal worst-case performance analysis of time-sensitive Ethernet with frame preemption , 2016, 2016 IEEE 21st International Conference on Emerging Technologies and Factory Automation (ETFA).

[10]  Kostas Pentikousis,et al.  Software-Defined Networking (SDN): Layers and Architecture Terminology , 2015, RFC.

[11]  Y. Hotta,et al.  Experimental Study of a Low-Delay Ethernet Switch for Real Time Networks , 2015 .

[12]  Patrick Meumeu Yomsi,et al.  On Multi-Level Preemption in Ethernet , 2018 .

[13]  Philipp Bauer,et al.  A simpler TSN? Traffic Scheduling vs. Preemption. , 2020, 2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA).

[14]  Giorgio Buttazzo,et al.  Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications , 1997 .

[15]  Lucia Lo Bello.  Novel trends in automotive networks: A perspective on Ethernet and the IEEE Audio Video Bridging , 2014, Proceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA).

[16]  Giuliana Alderisi,et al.  Introducing support for scheduled traffic over IEEE audio video bridging networks , 2013, 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA).

[17]  Martin Reisslein,et al.  Performance Comparison of IEEE 802.1 TSN Time Aware Shaper (TAS) and Asynchronous Traffic Shaper (ATS) , 2019, IEEE Access.

[18]  Patrick Meumeu Yomsi,et al.  Multi-Level Preemption in TSN: Feasibility and Requirements Analysis , 2020, 2020 IEEE 23rd International Symposium on Real-Time Distributed Computing (ISORC).

[19]  Marina Bosch.  Fundamentals Of Digital Logic With Verilog Design , 2016 .