Power-optimal encoding for DRAM address bus (poster session)
暂无分享,去创建一个
[1] Chi-Ying Tsui,et al. Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.
[2] Makoto Ikeda,et al. Low power chip interface based on bus data encoding with adaptive code-book method , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.
[3] Donald E. Knuth,et al. fundamental algorithms , 1969 .
[4] Kiyoung Choi,et al. Partial bus-invert coding for power optimization of system level bus , 1998, ISLPED '98.
[5] Luca Benini,et al. System-level power optimization of special purpose applications: the Beach Solution , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.
[6] Mircea R. Stan,et al. Coding a terminated bus for low power , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.
[7] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[8] Tomás Lang,et al. Exploiting the locality of memory references to reduce the address bus energy , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.
[9] Massoud Pedram,et al. Power minimization in IC design: principles and applications , 1996, TODE.
[10] Luca Benini,et al. Synthesis of low-overhead interfaces for power-efficient communication over wide buses , 1999, DAC '99.
[11] Naresh R. Shanbhag,et al. A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[12] Kiyoung Choi,et al. Interleaving partial bus-invert coding for low power reconfiguration of FPGAs , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).
[13] Rajeev Murgai,et al. Using complementation and resequencing to minimize transitions , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[14] Wei-Chung Cheng,et al. Power-optimal encoding for a DRAM address bus , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[15] Massoud Pedram,et al. High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.
[16] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[17] Luca Benini,et al. Address bus encoding techniques for system-level power optimization , 1998, Proceedings Design, Automation and Test in Europe.
[18] Cristina Silvano,et al. Power optimization of system-level address buses based on software profiling , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).
[19] Rajeev Murgai,et al. On reducing transitions through data modifications , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[20] Trevor N. Mudge,et al. A performance comparison of contemporary DRAM architectures , 1999, ISCA.
[21] Mircea R. Stan,et al. Two-dimensional codes for low power , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.
[22] Wei-Chung Cheng,et al. Low power techniques for address encoding and memory allocation , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).