Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation

This paper investigates a novel direct digital frequency synthesizer architecture, based on piecewise linear approximation with segments of nonuniform length. The new approach allows reducing the total number of segments with respect to the well-known uniform segmentation. In this way the size of the coefficient ROM is also reduced with beneficial effects in terms of speed and power. We show that the optimal nonuniform segmentation (that maximizes the spurious-free dynamic range for a given number of nonuniform segments) can be obtained as the solution of a mixed-integer linear programming problem. Three simple, suboptimal, nonuniform segmentation schemes (which lend themselves to efficient hardware implementation) are proposed in this paper. We present also several design examples and VLSI implementation results, which demonstrate the effectiveness of the developed technique.

[1]  A.G.M. Strollo,et al.  A 380 MHz Direct Digital Synthesizer/Mixer With Hybrid CORDIC Architecture in 0.25 $\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[2]  V. Kroupa,et al.  Spurious signals in direct digital frequency synthesizers due to the phase truncation , 2000, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[3]  Xiaojin Li,et al.  A memory-reduced direct digital frequency synthesizer for OFDM receiver systems , 2008, IEEE Transactions on Consumer Electronics.

[4]  Zhihe Zhou,et al.  A 12-Bit Nonlinear DAC for Direct Digital Frequency Synthesis , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Reza R. Adhami,et al.  Theoretical Upperbound of the Spurious-Free Dynamic Range in Direct Digital Frequency Synthesizers Realized by Polynomial Interpolation Methods , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Dimitrios Soudris,et al.  Systematic methodology for designing low power direct digital frequency synthesisers , 2007, IET Circuits Devices Syst..

[7]  Davide De Caro,et al.  A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique , 2007, IEEE Journal of Solid-State Circuits.

[8]  Choong Hun Lee,et al.  Prevention of active area shrinkage using polysilicon stepped shallow trench isolation technology , 2003 .

[9]  Beomsup Kim,et al.  A 14-b direct digital frequency synthesizer with sigma-delta noise shaping , 2004, IEEE Journal of Solid-State Circuits.

[10]  K. Halonen,et al.  A 1.5-V direct digital synthesizer with tunable delta-sigma modulator in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[11]  Dhamin Al-Khalili,et al.  Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis , 2004 .

[12]  J. Niittylahti,et al.  Exact analysis of spurious signals in direct digital frequency synthesisers due to phase truncation , 2003 .

[13]  Xiaojin Li,et al.  A direct digital frequency synthesizer based on two segment fourth-order parabolic approximation , 2009, IEEE Transactions on Consumer Electronics.

[14]  Chua-Chin Wang,et al.  A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Chua-Chin Wang,et al.  Phase-Adjustable Pipelining ROM-Less Direct Digital Frequency Synthesizer With a 41.66-MHz Output Frequency , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Dhamin Al-Khalili,et al.  Novel approach to the design of direct digital frequency synthesizers based on linear interpolation , 2003 .

[17]  Wayne Luk,et al.  Hierarchical Segmentation for Hardware Function Evaluation , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  In-Cheol Park,et al.  Quadrature direct digital frequency synthesis using fine-grain angle rotation technique , 2003 .

[19]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  R.C. Jaeger,et al.  A direct digital frequency synthesizer with fourth-order phase domain /spl Delta//spl Sigma/ noise shaper and 12-bit current-steering DAC , 2006, IEEE Journal of Solid-State Circuits.

[21]  Xuefeng Yu,et al.  A 12 GHz 1.9 W Direct Digital Synthesizer MMIC Implemented in 0.18 $\mu$m SiGe BiCMOS Technology , 2008, IEEE Journal of Solid-State Circuits.

[22]  Jae-Hun Jung,et al.  A 1.3-GHz 350-mW Hybrid Direct Digital Frequency Synthesizer in 90-nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[23]  H. Samueli,et al.  The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[24]  Zhihe Zhou,et al.  High performance direct digital frequency synthesizers , 2003, Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium (Cat. No.03CH37488).

[25]  Foster F. Dai,et al.  An 11-Bit 8.6 GHz Direct Digital Synthesizer MMIC With 10-Bit Segmented Sine-Weighted DAC , 2010, IEEE Journal of Solid-State Circuits.

[26]  Foster F. Dai,et al.  24-Bit 5.0 GHz Direct Digital Synthesizer RFIC With Direct Digital Modulations in 0.13 $\mu$ m SiGe BiCMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[27]  A. Torosyan,et al.  A 300 MHz quadrature direct digital synthesizer/mixer in 0.25 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[28]  S.E. Turner,et al.  Direct Digital Synthesizer With Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT Technology , 2006, IEEE Journal of Solid-State Circuits.

[29]  Aleksandar Milenkovic,et al.  A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method , 2010, IEEE Trans. Circuits Syst. I Regul. Pap..

[30]  J. Niittylahti,et al.  Low-power direct digital frequency synthesizer , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[31]  A. Willson,et al.  Exact analysis of DDS spurs and SNR due to phase truncation and arbitrary phase-to-amplitude errors , 2005, Proceedings of the 2005 IEEE International Frequency Control Symposium and Exposition, 2005..

[32]  Davide De Caro,et al.  Reducing Lookup-Table Size in Direct Digital Frequency Synthesizers Using Optimized Multipartite Table Method , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Beomsup Kim,et al.  Quadrature direct digital frequency synthesizers using interpolation-based angle rotation , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[34]  Shinobu Nagayama,et al.  Numerical Function Generators Using LUT Cascades , 2007, IEEE Transactions on Computers.

[35]  Lee-Sup Kim,et al.  An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/a converter , 2004, IEEE Journal of Solid-State Circuits.

[36]  Davide De Caro,et al.  Direct digital frequency synthesizers with polynomial hyperfolding technique , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[37]  Davide De Caro,et al.  High-performance direct digital frequency synthesizers using piecewise-polynomial approximation , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[38]  R.C. Jaeger,et al.  A novel DDS using nonlinear ROM addressing with improved compression ratio and quantization noise , 2006, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[39]  Bertan Bakkaloglu,et al.  An Injection-Locked Frequency-Tracking $\Sigma \Delta$ Direct Digital Frequency Synthesizer , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[40]  H. Samueli,et al.  An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation , 1987, 41st Annual Symposium on Frequency Control.

[41]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999, IEEE J. Solid State Circuits.

[42]  Yawgeng A. Chau,et al.  A direct digital frequency synthesizer based on a new form of polynomial approximations , 2010, IEEE Transactions on Consumer Electronics.

[43]  Steve Collins,et al.  Direct Digital-Frequency Synthesis by Analog Interpolation , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.