60-GHz CMOS Down-Conversion Mixer with Slow-Wave Matching Transmission Lines

A cascade CMOS mixer is fabricated to exploit the unlicensed band around 60 GHz. This topology avoids the need for area-consuming power combining and uses simple matching with slow-wave transmission lines (SWTL). SWTL has a higher quality factor and allows area reduction. The circuit is fabricated in standard digital 90-nm CMOS and has a radio frequency (RF) return-loss more than 10 dB between 46 GHz and 64 GHz. At RF of 60 GHz, intermediate frequency (IF) of 4 GHz and local oscillator (LO) power of 1.5 dBm, the conversion loss is 1.2 dB and an input-referred 1-dB compression point of 0.5 dBm was measured. The length reduction of the transmission lines achieved is 47% and the resulting chip occupies an area of 0.61 mm x 0.80 mm with comparable performance to other works.

[1]  T. Weller,et al.  Miniaturized slow-wave coplanar waveguide circuits on high-resistivity silicon , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[2]  Thomas R. Turlington,et al.  Behavioral Modeling of Nonlinear RF and Microwave Devices , 1999 .

[3]  S.E. Gunnarsson,et al.  Fully integrated 60-GHz single-ended resistive mixer in 90-nm CMOS technology , 2006, IEEE Microwave and Wireless Components Letters.

[4]  T.S.D. Cheung,et al.  On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Deukhyoun Heo,et al.  Investigation of CMOS technology for 60-GHz applications , 2005, Proceedings. IEEE SoutheastCon, 2005..

[6]  R.W. Brodersen,et al.  A 60-GHz down-converting CMOS single-gate mixer , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.