An 18.39 fJ/Conversion-Step 1-MS/s 12-bit SAR ADC With Non-Binary Multiple-LSB-Redundant and Non-Integer-and-Split-Capacitor DAC

A low-power 12-bit successive approximation register (SAR) analog-to-digital converter (ADC) with split-capacitor, nonbinary-weighted, and multiple-least-significant-bit (LSB)-redundant capacitor digital-to-analog converters (CDACs) is proposed. The proposed SAR ADC with nonbinary-weighted and multiple-LSB-redundant CDACs has an optimal mechanism for correcting the bit error decisions due to noise and incomplete digital-to-analog converter (DAC) switching settling. To reduce the total capacitance, all capacitor values of the 12-bit DAC were divided by 16, and a parallel-series capacitor scheme was used to implement these noninteger capacitors. The 12-bit SAR ADC prototype was fabricated using 0.18-<inline-formula> <tex-math notation="LaTeX">$\mu \text{m}$ </tex-math></inline-formula> 1P6M complementary metal oxide semiconductor technology. The maximal differential nonlinearity and integral nonlinearity were measured as −0.4/0.54 and −0.81/0.89 LSB, respectively, where <inline-formula> <tex-math notation="LaTeX">$1\,\,\text {LSB} = 0.488$ </tex-math></inline-formula> mV. The signal-to-noise-and-distortion ratio and effective number of bits were 69.51 dB and 11.25 bits, respectively, for the input frequency of 500 kHz and sampling rate of 1 MS/s. The proposed SAR ADC features an 18.39-fJ/conversion-step Figure-of-Merit (FoM) at the sampling rate of 1 MS/s.

[1]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[2]  Andrea Baschirotto,et al.  An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[4]  Ron Kapusta,et al.  A 16-bit 16-MS/s SAR ADC With On-Chip Calibration in 55-nm CMOS , 2018, IEEE Journal of Solid-State Circuits.

[5]  Wan Kim,et al.  A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme , 2018, IEEE Journal of Solid-State Circuits.

[6]  Jing Li,et al.  A Dynamic Tracking Algorithm Based SAR ADC in Bio-Related Applications , 2018, IEEE Access.

[7]  Minjae Lee,et al.  Design of a High Efficiency DC–DC Buck Converter With Two-Step Digital PWM and Low Power Self-Tracking Zero Current Detector for IoT Applications , 2018, IEEE Transactions on Power Electronics.

[8]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Chung-Ming Huang,et al.  A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[10]  Hao Gao,et al.  A 0.20 mm2 3 nW Signal Acquisition IC for Miniature Sensor Nodes in 65 nm CMOS , 2016, IEEE J. Solid State Circuits.

[11]  George Jie Yuan,et al.  A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision , 2014, IEEE Journal of Solid-State Circuits.

[12]  Pieter Harpe,et al.  A 174 pW–488.3 nW 1 S/s–100 kS/s All-Dynamic Resistive Temperature Sensor With Speed/Resolution/Resistance Adaptability , 2018, IEEE Solid-State Circuits Letters.

[13]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[14]  Jason Hu,et al.  An 11.5-ENOB 100-MS/s 8mW dual-reference SAR ADC in 28nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[15]  Sanroku Tsukamoto,et al.  Split capacitor DAC mismatch calibration in successive approximation ADC , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[16]  Chih-Wei Chang,et al.  A fully integrated 8-channel closed-loop neural-prosthetic SoC for real-time epileptic seizure control , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  Yintang Yang,et al.  D/A conversion networks for high-resolution SAR A/D converters , 2011 .

[18]  Wim Dehaene,et al.  Toward Temperature Tracking With Unipolar Metal-Oxide Thin-Film SAR C-2C ADC on Plastic , 2018, IEEE Journal of Solid-State Circuits.

[19]  Eric A. M. Klumperink,et al.  A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[20]  Chih-Cheng Hsieh,et al.  A 2.02–5.16 fJ/Conversion Step 10 Bit Hybrid Coarse-Fine SAR ADC With Time-Domain Quantizer in 90 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[21]  A.V. Kordesch,et al.  Performance comparison of MIM capacitors and metal finger capacitors for analog and RF applications , 2004, 2004 RF and Microwave Conference (IEEE Cat. No.04EX924).

[22]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[23]  Soon-Jyh Chang,et al.  A 12-b 40-MS/s Calibration-Free SAR ADC , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[25]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[26]  Pedro M. Figueiredo,et al.  Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[27]  Yintang Yang,et al.  A 1.4-mW 10-Bit 150-MS/s SAR ADC With Nonbinary Split Capacitive DAC in 65-nm CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  L. Richard Carley,et al.  A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[29]  Yi Shen,et al.  A Reconfigurable 10-to-12-b 80-to-20-MS/s Bandwidth Scalable SAR ADC , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Quan Sun,et al.  A 0.6-V 10-bit 200-kS/s SAR ADC With Higher Side-Reset-and-Set Switching Scheme and Hybrid CAP-MOS DAC , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[32]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC with techniques for relaxing the requirement on driving capability of reference voltage buffers , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[33]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[34]  Kathleen Philips,et al.  A Hybrid Design Automation Tool for SAR ADCs in IoT , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[35]  Jae-Yoon Sim,et al.  A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[36]  Keiji Tatsumi,et al.  A Biomedical Sensor System With Stochastic A/D Conversion and Error Correction by Machine Learning , 2019, IEEE Access.

[37]  Oh-Kyong Kwon,et al.  An Ultra-Low-Power 16-Bit Second-Order Incremental ADC With SAR-Based Integrator for IoT Sensor Applications , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.