Influence of gate engineering on the analog and RF performance of DG MOSFETs

The design of analog and radio-frequency (RF) circuits in CMOS technology has become increasingly more difficult as device modeling faces new challenges in the deep sub micrometer regime and emerging circuit applications. Double gate MOSFETs show greater promise in this regard with improved short channel effects, high gate control and reduced leakage. But still they may be engineered for better performances in case of analog design. In this paper, we explore the influence of gate engineering on the analog and RF performances of Double gate MOSFETs for mixed signal applications.

[1]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[2]  A. Heringa,et al.  Scaling of characteristic frequencies in RF CMOS , 2004, IEEE Transactions on Electron Devices.

[3]  S. Chakraborty,et al.  Subthreshold Performance of Dual-Material Gate CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2008, IEEE Transactions on Electron Devices.

[4]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[5]  E. Morifuji,et al.  High-frequency AC characteristics of 1.5 nm gate oxide MOSFETs , 1996, International Electron Devices Meeting. Technical Digest.

[6]  Y. Watanabe,et al.  A 140 GHz ft and 60 GHz fmax DTMOS integrated with high-performance SOI logic technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[7]  Wai-Kai Chen,et al.  Analog Circuits and Devices , 2003 .

[8]  P.W.H. de Vreede,et al.  RF-CMOS Performance Trends , 2000, 30th European Solid-State Device Research Conference.

[9]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs , 2004 .

[10]  D. Frank,et al.  Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[11]  Qiang Chen,et al.  Double jeopardy in the nanoscale court , 2003 .