Synthesizing distributed buffer clock trees for high performance ASICs
暂无分享,去创建一个
[1] Trevor N. Mudge,et al. CheckT/sub c/ and minT/sub c/: timing verification and optimal clocking of synchronous digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Thomas G. Szymanski,et al. Computing optimal clock schedules , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[3] Eby G. Friedman,et al. Clock distribution design in VLSI circuits-An overview , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[4] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[5] Eby G. Friedman,et al. Circuit synthesis of clock distribution networks based on non-zero clock skew , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[6] Lawrence T. Pillage,et al. Skew And Delay Optimization For Reliable Buffered Clock Trees , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[7] Mark A. Franklin,et al. Optimum buffer circuits for driving long uniform lines , 1991 .
[8] John P. Fishburn,et al. Clock Skew Optimization , 1990, IEEE Trans. Computers.
[9] E. Friedman,et al. Topological design of clock distribution networks based on non-zero clock skew specifications , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.
[10] Ren-Song Tsay,et al. An exact zero-skew clock routing algorithm , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Jan-Ming Ho,et al. Zero skew clock routing with minimum wirelength , 1992 .
[12] Kenneth Steiglitz,et al. Combinatorial Optimization: Algorithms and Complexity , 1981 .