A 300-MOPS Video Signal Processor With A Parallel Architecture
暂无分享,去创建一个
Toshihiro Minami | Y. Tashiro | Keigo Endo | H. Yamauchi | Ryota Kasai | J. Takahashi | S. Hamaguchi | T. Tajiri
[1] Takao Nishitani,et al. A single-chip 16-bit 25 ns realtime video/image signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[2] Toshihiro Minami,et al. A highly-parallel single-chip DSP architecture for video signal processing , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.
[3] Masahiko Yoshimoto,et al. A 50 ns video signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[4] H. Yoshimura,et al. Single board video codec for ISDN visual telephone , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.
[5] S. Horiguchi,et al. A BiCMOS channelless masterslice with on-chip voltage converter , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[6] S. Horiguchi,et al. A generator for high-density macrocells with hierarchical structure , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.