A 300-MOPS Video Signal Processor With A Parallel Architecture

A 300-MOPS image digital signal processor (IDSP) including four pipelined date processing units and three parallel input-output (I/O) ports has been developed using a 0.8- mu m BiCMOS technology. The IDSP integrates 910000 transistors in a 15.2-mm*15.2-mm area using a macrocell-oriented building-block design environment. The power dissipation was reduced to 1.0 W per 25-MHz instruction cycle, and a TTL-compatible I/O interface was retained by implementing two power supplies-one providing 3 V and the other 5 V. With this performance, a single-board 64/128-kb/s video codec was implemented with four IDSPs. >

[1]  Takao Nishitani,et al.  A single-chip 16-bit 25 ns realtime video/image signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[2]  Toshihiro Minami,et al.  A highly-parallel single-chip DSP architecture for video signal processing , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[3]  Masahiko Yoshimoto,et al.  A 50 ns video signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[4]  H. Yoshimura,et al.  Single board video codec for ISDN visual telephone , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[5]  S. Horiguchi,et al.  A BiCMOS channelless masterslice with on-chip voltage converter , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[6]  S. Horiguchi,et al.  A generator for high-density macrocells with hierarchical structure , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.