Automatic March tests generation for multi-port SRAMs

Testing of Multi-Port (MP) SRAMs requires special tests since the multiple and simultaneous access can sensitize faults that are different from the conventional single-port memory faults. In spite of their growing use, few works have been published on testing MP memories. In addition, most of the published work concentrated only on two ports memories (i.e., 2P memories). This paper presents a methodology to automatically generate march tests for MP memories. It is based on generations of single port memory march test firstly, then extending it to test a generic MP SRAMs. A set of experimental results shows the effectiveness of the proposed solution.

[1]  Said Hamdioui,et al.  Detecting unique faults in multi-port SRAMs , 2001, Proceedings 10th Asian Test Symposium.

[2]  Pinaki Mazumder,et al.  New March Tests for Multiport RAM Devices , 2000, J. Electron. Test..

[3]  T. Matsumura.  An efficient test method for embedded multi-port RAM with BIST circuitry , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.

[4]  Alfredo Benso,et al.  Automatic March tests generation for static and dynamic faults in SRAMs , 2005, European Test Symposium (ETS'05).

[5]  Elizabeth M. Rudnick,et al.  Automatic generation of diagnostic memory tests based on fault decomposition and output tracing , 2004, IEEE Transactions on Computers.

[6]  Said Hamdioui,et al.  Testing multi-port memories: Theory and practice , 2001 .

[7]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Alfredo Benso,et al.  An optimal algorithm for the automatic generation of March tests , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Ad J. van de Goor,et al.  Generating march tests automatically , 1994, Proceedings., International Test Conference.

[10]  Alfredo Benso,et al.  Specification and design of a new memory fault simulator , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[11]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[12]  Sreejit Chakravarty,et al.  A new framework for generating optimal March tests for memory arrays , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[14]  J. Otterstedt,et al.  Integration of non-classical faults in standard March tests , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).

[15]  Said Hamdioui,et al.  March SS: a test for all static simple RAM faults , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[16]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.