Delay-fault testing and defects in deep sub-micron ICs-does critical resistance really mean anything?

This paper reflects on some recent results that show the value of delay-fault tests on a deep sub-micron process. However, the results also suggest that untargetted test patterns perform almost as well as those targetted on a transition fault model, despite appearing to have a much lower fault coverage. This leads to an examination of the defect mechanisms in deep sub-micron ICs, in particular the relationship of crosstalk and power-rail coupling to resistive opens and resistive bridges. A number of new fault mechanisms are described. The paper shows the importance of initialization conditions for resistive opens and the importance of noise margins with resistive bridges. These noise margin considerations throw doubts on the idea used by other authors of the "critical resistance" of a bridge.

[1]  M. Ray Mercer,et al.  Modeling the probability of defect excitation for a commercial IC with implications for stuck-at fault-based ATPG strategies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  Edward J. McCluskey,et al.  Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  R. Rodríguez-Montañés,et al.  Bridging defects resistance in the metal layer of a CMOS process , 1996, J. Electron. Test..

[4]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[5]  Sandip Kundu,et al.  Defect-Based Test : A Key Enabler for Successful Migration to Structural Test , 1999 .

[6]  D. M. H. Walker,et al.  Resistive bridge fault modeling, simulation and test generation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Kwang-Ting Cheng,et al.  Delay testing considering power supply noise effects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Will R. Moore,et al.  Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[9]  Michele Favalli,et al.  Analysis of dynamic effects of resistive bridging faults in CMOS and BiCMOS digital ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[10]  Keith Baker,et al.  Defect-based delay testing of resistive vias-contacts a critical evaluation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[11]  Michel Renovell,et al.  Test strategy sensitivity to defect parameters , 1997, Proceedings International Test Conference 1997.

[12]  Yuyun Liao,et al.  Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[13]  Edward J. McCluskey,et al.  Detecting delay flaws by very-low-voltage testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[14]  T. W. Williams,et al.  Signal integrity problems in deep submicron arising from interconnects between cores , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[15]  Rosa Rodríguez-Montañés,et al.  Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.

[16]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[17]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[18]  Melvin A. Breuer,et al.  Test generation for ground bounce in internal logic circuitry , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[19]  Melvin A. Breuer,et al.  Analytic models for crosstalk delay and pulse analysis under non-ideal inputs , 1997, Proceedings International Test Conference 1997.

[20]  F. Joel Ferguson,et al.  Oscillation and sequential behavior caused by interconnect opens in digital CMOS circuits , 1997, Proceedings International Test Conference 1997.

[21]  Heinrich Theodor Vierhaus,et al.  CMOS bridges and resistive transistor faults: IDDQ versus delay effects , 1993, Proceedings of IEEE International Test Conference - (ITC).

[22]  Florence Azaïs,et al.  Optimal conditions for Boolean and current detection of floating gate faults , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[23]  F. Joel Ferguson,et al.  Using temporal constraints for eliminating crosstalk candidates for design and test , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).