A multi-stage switching architecture is a key technology for building a high-speed ATM switching system. An effective way to make a multi-stage switch nonblocking is to use cell-based routing. However, cell-based routing may cause cell-sequence disorder at the output of the switching fabric. This paper proposes a hierarchical cell-sorting (HCS) switch architecture, which is a nonblocking multi-stage ATM switch using cell-based routing technology. Each basic HCS switch performs cell sorting at every crosspoint, based on timestamp information in the cell-header. This arranges the cells in sequence at the output of each basic HCS switch, since the crosspoints are hierarchically interconnected from the input port to the output port of a basic HCS switch. A multi-stage HCS switch is constructed by interconnecting the input and output lines of these basic HCS switches in a hierarchical manner. Thus, the cell sequence in each final output of the multi-stage switch is preserved in a hierarchical manner. In this way, cell-based routing with 100% throughput is achieved, with no need for internal speed-up techniques.
[1]
Naoaki Yamanaka,et al.
Architectural choices in large scale ATM switches
,
1998
.
[2]
G. Gallassi,et al.
System and performance design of the ATM node UT-XC
,
1994,
Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.
[3]
Jonathan S. Turner,et al.
Nonblocking networks for fast packet switching
,
1989,
IEEE INFOCOM '89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies.
[4]
Jonathan S. Turner,et al.
Design of a broadcast packet switching network
,
1988,
IEEE Trans. Commun..
[5]
Samuel P. Morgan,et al.
Input Versus Output Queueing on a Space-Division Packet Switch
,
1987,
IEEE Trans. Commun..