Advanced scan chain configuration method for broadcast decompressor architecture
暂无分享,去创建一个
[1] Samy Makar. A layout-based approach for ordering scan chain flip-flops , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[2] Janak H. Patel,et al. Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture based designs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[3] Brion L. Keller,et al. OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[4] Martin Rozkovec,et al. Test vector overlapping based compression tool for narrow test access mechanism , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.
[5] Wilfried Daehn,et al. Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.
[6] P. Gupta,et al. Routing-aware scan chain ordering , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..
[7] Edward J. McCluskey,et al. California scan architecture for high quality and low power testing , 2007, 2007 IEEE International Test Conference.
[8] Hans-Joachim Wunderlich,et al. RESPIN++ - deterministic embedded test , 2002, Proceedings The Seventh IEEE European Test Workshop.
[9] Ondrej Novak,et al. Test pattern compression based on pattern overlapping and broadcasting , 2011, 2011 10th International Workshop on Electronics, Control, Measurement and Signals.
[10] Nur A. Touba,et al. Reducing test data volume using LFSR reseeding with seed compression , 2002, Proceedings. International Test Conference.
[11] Heinrich Theodor Vierhaus,et al. Design and Test Technology for Dependable Systems-on-Chip , 2010 .
[12] Jiri Jenícek,et al. Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[13] Nur A. Touba,et al. Survey of Test Vector Compression Techniques , 2006, IEEE Design & Test of Computers.
[14] Wilfried Daehn,et al. Accelerated test pattern generation by cone-oriented circuit partitioning , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..
[15] Huaguo Liang,et al. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters , 2001, J. Electron. Test..
[16] Ondrej Novak,et al. Scan chain configuration method for broadcast decompressor architecture , 2011, 2011 12th Latin American Test Workshop (LATW).