Ranking of input cubes based on their lingering synchronisation effects and their use in random sequential test generation
暂无分享,去创建一个
[1] Daniel G. Saab,et al. CRIS: a test cultivation program for sequential VLSI circuits , 1992, ICCAD.
[2] Irith Pomeranz,et al. Input Cubes with Lingering Synchronization Effects and their Use in Random Sequential Test Generation , 2009, 2009 14th IEEE European Test Symposium.
[3] Kewal K. Saluja,et al. Random pattern testing for sequential circuits revisited , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.
[4] Irith Pomeranz,et al. Vector restoration based static compaction of test sequences for synchronous sequential circuits , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[5] Kewal K. Saluja,et al. Fast test generation for sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[6] Irith Pomeranz,et al. Techniques for improving the efficiency of sequential circuit test generation , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[7] Robert C. Aitken,et al. IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[8] Irith Pomeranz,et al. Proptest: a property based test pattern generator for sequential circuits using test compaction , 1999, DAC '99.
[9] Elizabeth M. Rudnick,et al. Sequential Circuit Test Generation in a Genetic Algorithm Framework , 1994, 31st Design Automation Conference.
[10] Daniel G. Saab,et al. Iterative [simulation-based genetics + deterministic techniques]= complete ATPG0 , 1994, ICCAD.
[11] Wu-Tung Cheng,et al. Gentest: an automatic test-generation system for sequential circuits , 1989, Computer.
[12] Elizabeth M. Rudnick,et al. Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation , 1995, 32nd Design Automation Conference.
[13] Janak H. Patel,et al. HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..
[14] Irith Pomeranz,et al. Primary Input Vectors to Avoid in Random Test Sequences for Synchronous Sequential Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Paolo Prinetto,et al. Advanced techniques for GA-based sequential ATPGs , 1996, Proceedings ED&TC European Design and Test Conference.
[16] Paolo Prinetto,et al. An automatic test pattern generator for large sequential circuits based on Genetic Algorithms , 1994, Proceedings., International Test Conference.