Modelling and optimization of CMOS winner-takes-all circuit for improved slew rate using swarm intelligence based techniques

Abstract In emulating biological behavior of vertebrates, neuromorphic integrated chips are being widely employed. CMOS Winner-Takes-All (WTA) circuit is one of the key component of neuromorphic integrated chips. The modelling of the WTA circuit has been carried out and few modern Evolutionary Optimization algorithms have also been employed to optimize the circuit parameters in order to improve slew rate. Simulations for optimization were performed using MATLAB. The results found are compared with each other. Based on the optimized results, circuit is designed in Cadence Virtuoso and simulated in Cadence Spectre from which the optimum resolution is also obtained and results are validated.

[1]  Mustafijur Rahman,et al.  A high speed and high resolution VLSI Winner-take-all circuit for neural networks and fuzzy systems , 2009, 2009 International Symposium on Signals, Circuits and Systems.

[2]  Andrew Chi-Sing Leung,et al.  Analysis for a class of winner-take-all model , 1999, IEEE Trans. Neural Networks.

[3]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[4]  Takeo Kanade,et al.  Computational sensor for visual tracking with attention , 1998, IEEE J. Solid State Circuits.

[5]  Teng Fei,et al.  Distribution routing optimization in special drug based on improved ant colony algorithm , 2016 .

[6]  Ying Lin,et al.  Particle Swarm Optimization With an Aging Leader and Challengers , 2013, IEEE Transactions on Evolutionary Computation.

[7]  K. L. Baishnab,et al.  Particle Swarm optimization in designing of high slew rate and improved resolution CMOS Winner-Take-All (WTA) circuit suitable for attention shift , 2015, 2015 6th International Conference on Information and Communication Systems (ICICS).

[8]  Giacomo Indiveri,et al.  Neuromorphic analog VLSI sensor for visual tracking: circuits and application examples , 1999 .

[9]  Riccardo Poli,et al.  Particle swarm optimization , 1995, Swarm Intelligence.

[10]  Xiao-Feng Xie,et al.  DEPSO: hybrid particle swarm with differential evolution operator , 2003, SMC'03 Conference Proceedings. 2003 IEEE International Conference on Systems, Man and Cybernetics. Conference Theme - System Security and Assurance (Cat. No.03CH37483).

[11]  Bahniman Ghosh,et al.  Optimisation Of Digital Circuits using Quantum Ant Colony Algorithm , 2014 .

[12]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[13]  Esteban Tlelo-Cuautle,et al.  Sizing Analogue Integrated Circuits by Integer Encoding and NSGA-II , 2018 .

[14]  Sakti Prasad Ghoshal,et al.  CMOS analogue amplifier circuits optimisation using hybrid backtracking search algorithm with differential evolution , 2016, J. Exp. Theor. Artif. Intell..

[15]  Saikat Mukherjee,et al.  Two parameter exponentiated Gumbel distribution: properties and estimation with flood data example , 2017 .