Hierarchical Automatic Layout Algorithms for Custom Logic LSI

[1]  Kozo Kinoshita,et al.  An Integrated Computer Aided Design System for Gate Array Masterslices: Part 1. Logic Reorganization System Lores-2 , 1981, 18th Design Automation Conference.

[2]  Jeffrey H. Hoel.  Some Variations of Lee's Algorithm , 1976, IEEE Transactions on Computers.

[3]  Takeshi Yoshimura,et al.  Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Fumiyasu Hirose,et al.  Efficient Placement and Routing Techniques for Master Slice LSI , 1980, 17th Design Automation Conference.

[5]  Ryotaro Kamikawai,et al.  Placement and routing program for master-slice LSI's , 1976, DAC '76.

[6]  Tokinori Kozawa,et al.  Block and track method for automated layout generation of MOS-LSI arrays , 1972 .

[7]  Shinichi Murai,et al.  An Integrated Computer Aided Design System for Gate Array Masterslices: Part 2 The Layout Design System Mars-M3 , 1981, 18th Design Automation Conference.

[8]  Akihiro Hashimoto,et al.  Wire routing by optimizing channel assignment within large apertures , 1971, DAC.

[9]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[10]  Satoshi Goto,et al.  LAMBDA: A quick, low cost layout design system for master-slice LSI s , 1982, DAC 1982.

[11]  Ikuo Harada,et al.  CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Hidekazu Terai,et al.  Combine and Top Down Block Placement Algorithm for Hierarchical Logic VLSI Layout , 1984, 21st Design Automation Conference Proceedings.

[13]  R. Otten.  Automatic Floorplan Design , 1982, DAC 1982.

[14]  K. Ueda,et al.  An automatic layout system for masterslice LSI: MARC , 1978, IEEE Journal of Solid-State Circuits.

[15]  Toru Chiba,et al.  A Placement Algorithm for Polycell LSI and its Evaluation , 1982, DAC 1982.

[16]  C. Erdelyi,et al.  A comparison of mixed gate array and custom IC design methods , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[17]  Koji Sato,et al.  MILD - A Cell-Based Layout System for MOS-LSI , 1981, 18th Design Automation Conference.

[18]  Hidekazu Terai,et al.  Automatic Placement Algorithms for High Packing density VLSI , 1983, 20th Design Automation Conference Proceedings.