Compact dual block AES core on FPGA for CCM Protocol

This paper presents a compact and FPGA based implementation of the AES encryption standard, specifically designed for processing two independent 128-bit input blocks in feedback modes. This configuration is particularly focused on the Counter with CBC-MAC Protocol, but can also be adapted to other AES based encryption-authentication protocols requiring the processing of two independent data streams. Most of the state of the art solutions implementing CCMP consider large datapaths, sometimes with separated encryption datapaths for the different data streams, leading to low resource efficiency. The work herein proposed suggests that with adequate FPGA component usage and with proper data scheduling a very compact and efficient dual AES core can be derived particularly on FPGAs. Overall, the proposed structure allows for a throughput of 1.7Gbps while achieving a Throughput/Slice efficiency of 24.22 Mbps/Slice, 47% higher than the existing related state of the art.

[1]  Ignacio Algredo-Badillo,et al.  FPGA Implementation and Performance Evaluation of AES-CCM Cores for Wireless Networks , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[2]  Russ Housley,et al.  Counter with CBC-MAC (CCM) , 2003, RFC.

[3]  Francisco Rodŕıguez-Henŕıquez,et al.  An FPGA Implementation of CCM Mode Using AES , 2005, ICISC.

[4]  Odysseas G. Koufopavlou,et al.  Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.

[5]  Qiang Liu,et al.  A 66.1 Gbps single-pipeline AES on FPGA , 2013, 2013 International Conference on Field-Programmable Technology (FPT).

[6]  Kris Gaj,et al.  Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.

[7]  Mohamed A. Abd El Ghany,et al.  Real-time efficient FPGA implementation of aes algorithm , 2013, 2013 IEEE International SOC Conference.

[8]  Tim Güneysu,et al.  DSPs, BRAMs, and a Pinch of Logic: Extended Recipes for AES on FPGAs , 2010, TRETS.

[9]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[10]  Jean-Jacques Quisquater,et al.  Implementation of the AES-128 on Virtex-5 FPGAs , 2008, AFRICACRYPT.

[11]  An Braeken,et al.  Compact implementation of CCM and GCM modes of AES using DSP blocks , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[12]  Jean-Didier Legat,et al.  Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[13]  Stamatis Vassiliadis,et al.  Reconfigurable memory based AES co-processor , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[14]  Ricardo Chaves,et al.  Dual CLEFIA/AES Cipher Core on FPGA , 2015, ARC.