Trends and perspectives for electrical characterization and reliability assessment in advanced CMOS technologies

In this paper we give a brief historical review of the evolution of device reliability research over the past decades. Then we give some examples on how established characterization techniques that were developed for silicon based devices can be completely misinterpreted when applied to Ge or III–V based MOS-structures, and how a simple modification of the technique can ensure a correct interpretation. We also show how novel techniques, such as TSCIS (Trap spectroscopy by Charge Injection and Sensing). were developed recently to overcome the problem of dielectric material screening for logic and memory applications. With the scaling of the devices into the nanometer regime single traps are causing large variations in the device parameters, which leads to a time-dependent variability, which makes lifetime analysis difficult. Finally we show that when using the classical reliability assessment methodology based on accelerated testing, the available reliability margins are strongly reduced, in some cases even down to zero, especially for sub-1nm EOT (Effective Oxide Thickness) devices. As a result, we argue that the reliability community will have to look for alternative ways to ensure and guarantee the lifetime of future products.

[1]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[2]  E. H. Nicollian,et al.  The si-sio, interface – electrical properties as determined by the metal-insulator-silicon conductance technique , 1967 .

[3]  A. Goetzberger,et al.  Expedient method of obtaining interface state properties from MIS conductance measurements , 1969 .

[4]  J. Black,et al.  Electromigration—A brief survey and some recent results , 1969 .

[5]  E. Rhoderick,et al.  Solid State Electronics , 1970 .

[6]  Miss A.O. Penney.  (b) , 1974, The New Yale Book of Quotations.

[7]  E. Takeda,et al.  An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.

[8]  G.J. Hu,et al.  Design tradeoffs between surface and buried-channel FET's , 1985, IEEE Transactions on Electron Devices.

[9]  J. W. McPherson,et al.  A model for stress‐induced metal notching and voiding in very large‐scale‐integrated Al–Si (1%) metallization , 1987 .

[10]  李幼升,et al.  Ph , 1989 .

[11]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .

[12]  Lakhmi C. Jain,et al.  Microelectronic engineering , 1995, Proceedings Electronic Technology Directions to the Year 2000.

[13]  Milton Ohring,et al.  Reliability and Failure of Electronic Materials and Devices, Second Edition , 1998 .

[14]  Guido Groeseneken,et al.  New insights in the relation between electron trap generation and the statistical properties of oxide breakdown , 1998 .

[15]  A. Asenov.  Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .

[16]  J. Brini,et al.  On the tunneling component of charge pumping current in ultrathin gate oxide MOSFETs , 1999, IEEE Electron Device Letters.

[17]  Andrew G. Glen,et al.  APPL , 2001 .

[18]  J. Suehle.  Ultrathin gate oxide reliability: physical models, statistics, and characterization , 2002 .

[19]  J. Stathis,et al.  The impact of gate-oxide breakdown on SRAM stability , 2002, IEEE Electron Device Letters.

[20]  R. Degraeve,et al.  Consistent model for short-channel nMOSFET after hard gate oxide breakdown , 2002 .

[21]  A. ADoefaa,et al.  ? ? ? ? f ? ? ? ? ? , 2003 .

[22]  L.F. Tiemeijer,et al.  RF capacitance-voltage characterization of MOSFETs with high leakage dielectrics , 2003, IEEE Electron Device Letters.

[23]  L. Pantisano,et al.  Origin of the threshold voltage instability in SiO2/HfO2 dual layer gate dielectrics , 2003, IEEE Electron Device Letters.

[24]  G. Groeseneken,et al.  Potential vulnerability of dynamic CMOS logic to soft gate oxide breakdown , 2003, IEEE Electron Device Letters.

[25]  J. Sune,et al.  Successive oxide breakdown statistics: correlation effects, reliability methodologies, and their limits , 2004, IEEE Transactions on Electron Devices.

[26]  S. De Gendt,et al.  RF Split Capacitance–Voltage Measurements of Short-Channel and Leaky MOSFET Devices , 2006, IEEE Electron Device Letters.

[27]  Chi On Chui,et al.  Nanoscale germanium MOS Dielectrics-part I: germanium oxynitrides , 2006, IEEE Transactions on Electron Devices.

[28]  K. Maex,et al.  Tunnel field-effect transistor without gate-drain overlap , 2007 .

[29]  X. Garros,et al.  Insights on fundamental mechanisms impacting Ge metal oxide semiconductor capacitors with high-k/metal gate stacks , 2007 .

[30]  Shinichi Takagi,et al.  Role of germanium nitride interfacial layers in HfO2/germanium nitride/germanium metal-insulator-semiconductor structures , 2007 .

[31]  S. Rauch,et al.  Review and Reexamination of Reliability Effects Related to NBTI-Induced Statistical Variations , 2007, IEEE Transactions on Device and Materials Reliability.

[32]  Guido Groeseneken,et al.  Impact of process conditions on interface and high-κ trap density studied by variable Tcharge-Tdischarge charge pumping (VT2CP) , 2007 .

[33]  Chi On Chui,et al.  On the Correct Extraction of Interface Trap Density of MOS Devices With High-Mobility Semiconductor Substrates , 2008, IEEE Transactions on Electron Devices.

[34]  Athanasios Dimoulas,et al.  Electrical properties of La2O3 and HfO2∕La2O3 gate dielectrics for germanium metal-oxide-semiconductor devices , 2008 .

[35]  J. Schmitz,et al.  Application and Evaluation of the RF Charge-Pumping Technique , 2008, IEEE Transactions on Electron Devices.

[36]  A. Visconti,et al.  Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca–Nanometer Flash Memories , 2009, IEEE Transactions on Electron Devices.

[37]  K. Boucart,et al.  Lateral Strain Profile as Key Technology Booster for All-Silicon Tunnel FETs , 2009, IEEE Electron Device Letters.

[38]  R. Degraeve,et al.  Validation of Retention Modeling as a Trap-Profiling Technique for SiN-Based Charge-Trapping Memories , 2010, IEEE Electron Device Letters.

[39]  R. Degraeve,et al.  Correlation Between the $V_{\rm th}$ Adjustment of nMOSFETs With HfSiO Gate Oxide and the Energy Profile of the Bulk Trap Density , 2010, IEEE Electron Device Letters.

[40]  Muhammad Ashraful Alam,et al.  Reliability- and Process-variation aware design of integrated circuits — A broader perspective , 2008, 2011 International Reliability Physics Symposium.