A new CMOS tunable floating capacitance multiplier

ABSTRACT This paper presents a new tunable complementary metal oxide semiconductor (CMOS) floating capacitance multiplier. The multiplier uses the translinear principle with metal-oxide semiconductor field effect transistors operating in the sub-threshold region. The multiplication factor is tunable to meet the design requirements. The Tanner T-spice simulator confirms the functionality of the design using 0.18-µm CMOS Technology. The circuit operates from a supply voltage of ±0.75 V and the capacitance can be magnified 300-fold.

[1]  Tatsuya Fujii,et al.  Design of a symmetry-type floating impedance scaling circuits for a fully differential filter , 2015 .

[2]  Costas Psychalinos,et al.  Realization of companding filters with large time-constants for biomedical applications , 2014 .

[3]  Montree Siripruchyanun,et al.  Capacitance multipliers using tunable four terminal floating nullors , 2010, ECTI-CON2010: The 2010 ECTI International Confernce on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.

[4]  Tatsuya Fujii,et al.  Design of a floating-type impedance scaling circuit for large capacitances , 2013, 2013 International Symposium on Intelligent Signal Processing and Communication Systems.

[5]  M. T. Ahmed,et al.  Novel electronically tunable C-multipliers , 1995 .

[6]  L.J. Stotts.  Introduction to implantable biomedical IC design , 1989, IEEE Circuits and Devices Magazine.