Hurwitz stable model reduction for non-tree structured RLCK circuits [IC interconnect applications]

This paper presents an efficient way to compute the approximate time domain signal waveforms for RLCK circuits that have non-tree or tree-like structures. The new method is based on a graph based approach to drive the transfer function of any linear circuits. Our contribution is the introduction of a Hurwitz approximation to the truncated transfer functions to enforce the stability of the reduced systems. We also extend the direct truncation of the transfer (DTT) technique, which can only work for tree-structured circuits, to deal with non-tree or tree-like RLC circuits. By combining the DTT technique with the graph-based method, we show that the new method is capable of analyzing non-tree or treelike structured RLCK circuits, which are more accurate models of deep submicron high-speed coupled interconnects. The proposed method has been tested and validated on some coupled RLCK circuits.

[1]  Dhanistha Panyasak,et al.  Circuits , 1995, Annals of the New York Academy of Sciences.

[2]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..

[3]  Roland W. Freund,et al.  Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm , 1995, 32nd Design Automation Conference.

[4]  Chi-Tsong Chen,et al.  Linear System Theory and Design , 1995 .

[5]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .

[6]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[7]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[8]  Mattan Kamon,et al.  Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures , 1996 .

[9]  Rob A. Rutenbar,et al.  Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams , 2002 .

[10]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[11]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Sheldon X.-D. Tan,et al.  Compact representation and efficient generation of s-expandedsymbolic network functions for computer-aided analog circuit design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Yehea I. Ismail,et al.  DTT: direct truncation of the transfer function - an alternative tomoment matching for tree structured interconnect , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Chung-Kuan Cheng,et al.  Hurwitz stable reduced order modeling for RLC interconnect trees , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[15]  Jacob K. White,et al.  A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits , 1996, ICCAD 1996.