Optimization of multi - channel HDLC protocol transceiver using Verilog

To transmit and receive data at high speed in any network without any error a protocol is required. HDLC protocol of layer2 of OSI model which is most suitable for bit oriented packet transmission mode is discussed in this article. HDLC protocol was designed with two full-duplex channels on the principle of Top-Down design. Verilog HDL coding of the design is done using Xiliux ISE and is implemented on Vertex FPGA, The design has been verified through simulation and synthesis of the existing and proposed design.

[1]  Gao Zhen-Bin,et al.  FPGA implementation of a multi-channel HDLC protocol transceiver , 2005, Proceedings. 2005 International Conference on Communications, Circuits and Systems, 2005..

[2]  Liu Zhen.  Design of a Low-Power HDLC Controller ASIC Based on RS-485 Bus , 2002 .

[3]  Zhigong Wang,et al.  Design and implementation of multi-channel high speed HDLC data processor , 2002, IEEE 2002 International Conference on Communications, Circuits and Systems and West Sino Expositions.

[4]  Shuja A. Abbasi,et al.  FPGA implementation of a single-channel HDLC Layer-2 protocol transmitter using VHDL , 2003, Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442).