Processing Enhanced SEU Tolerance in High Density SRAMs

We report theoretical calculations and experimental verification of an increase in memory cell SEU tolerance when Sandia's 2¿m-technology 16K SRAMs are fabricated with a radiation-hardened 1-¿m CMOS process. An advanced 2D transient transport-plus-circuit simulator has been employed to calculate the differential contributions from each of the vertical dimensional changes in the transition from the 2-¿m process to the 1-¿m process. Error cross-section data, performed at the Berkeley cyclotron, on the first such device lot indicate that total improvement in threshold LET is a factor of 2 or better. A saturation phenomenon associated with the high-LET events is described and physical mechanisms responsible for the saturation are discussed.

[1]  James C. Pickel,et al.  Effect of CMOS Miniaturization on Cosmic-Ray-Induced Error Rate , 1982, IEEE Transactions on Nuclear Science.

[2]  R. Koga,et al.  Soft Error Dependence on Feature Size , 1984, IEEE Transactions on Nuclear Science.

[3]  J. Dziewior,et al.  Auger coefficients for highly doped and highly excited silicon , 1977 .

[4]  C. L. Axness,et al.  Mechanisms Leading to Single Event Upset , 1986, IEEE Transactions on Nuclear Science.

[5]  H.T. Weaver,et al.  RAM cell recovery mechanisms following high-energy ion strikes , 1987, IEEE Electron Device Letters.

[6]  Toshiyuki Hattori,et al.  Single Event Effects in High Density CMOS SRAMs , 1986, IEEE Transactions on Nuclear Science.

[7]  T. Toyabe,et al.  The scaling law of alpha-particle induced soft errors for VLSI's , 1986, 1986 International Electron Devices Meeting.

[8]  James H. Adams,et al.  The Natural Radiation Environment inside Spacecraft , 1982, IEEE Transactions on Nuclear Science.

[9]  H. T. Weaver,et al.  Comparison of 2D Memory SEU Transport Simulation with Experiments , 1985, IEEE Transactions on Nuclear Science.