论文信息 - 40-Gb/s two-parallel Reed-Solomon based Forward Error Correction architecture for optical communications

40-Gb/s two-parallel Reed-Solomon based Forward Error Correction architecture for optical communications

This paper presents a high-speed forward error correction (FEC) architecture based on two-parallel Reed-Solomon (RS) decoder for 40-Gb/s optical communication systems. A high-speed two-parallel RS(255,239) decoder has been designed and the derived structure can also be applied to implement the 40-Gb/s RS FEC architecture. The proposed 40-Gb/s RS FEC has been implemented with 0.18-mum CMOS standard cell technology in a supply voltage of 1.8 V and Xilinx Virtex4 FPGA. The implementation results show that 16-Ch. RS-based FEC architecture can operate at a clock frequency of 160 MHz and has a throughput of 41 Gb/s for the Xilinx Virtex4 FPGA. Also RS-based FEC operates at a clock frequency of 400 MHz and has a throughput of 102-Gb/s for 0.18-mum CMOS technology.

Jongyoon Shin | Seungbeom Lee | Chang-Seok Choi | Hanho Lee | Je-Soo Ko

[1] Seungbeom Lee,et al. Two-parallel Reed-Solomon based FEC architecture for optical communications , 2008, IEICE Electron. Express.

[2] S. B. Wicker,et al. The effect of error control coding in multichannel FSK coherent lightwave communication systems influenced by laser phase noise , 1996 .

[3] S. Wicker. Error Control Systems for Digital Communication and Storage , 1994 .

[4] Hanho Lee. High-speed VLSI architecture for parallel Reed-Solomon decoder , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5] Leilei Song,et al. 10- and 40-Gb/s forward error correction devices for optical communications , 2002 .

[6] T. Matsushima,et al. Parallel Encoder and Decoder Architecture for Cyclic Codes , 1996 .

[7] Jongyoon Shin,et al. A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[8] J. H. Yuen,et al. A VLSI design of a pipeline Reed-Solomon decoder , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.