Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells

We use mixed device-circuit simulations to predict the performance of 6T static RAM (SRAM) cells implemented with tunnel-FETs (TFETs). Idealized template devices are used to assess the impact of device unidirectionality, which is inherent to TFETs and identify the most promising configuration for the access transistors. The same template devices are used to investigate the VDD range, where TFETs may be advantageous compared to conventional CMOS. The impact of device ambipolarity on SRAM operation is also analyzed. Realistic device templates extracted from experimental data of fabricated state-of-the-art silicon pTFET are then used to estimate the performance gap between the simulation of idealized TFETs and the best experimental implementations.

[1]  S. Trellenkamp,et al.  Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed I-V and NW scaling , 2013, 2013 IEEE International Electron Devices Meeting.

[2]  Lars Knoll,et al.  Experimental demonstration of inverter and NAND operation in p-TFET logic at ultra-low supply voltages down to VDD = 0.15 V , 2014, 72nd Device Research Conference.

[3]  Luca Selmi,et al.  Analysis of TFET based 6T SRAM cells implemented with state of the art silicon nanowires , 2014, 2014 44th European Solid State Device Research Conference (ESSDERC).

[4]  L. Selmi,et al.  Performance analysis of different SRAM cell topologies employing tunnel-FETs , 2014, 72nd Device Research Conference.

[5]  Kevin Zhang.  Embedded Memories for Nano-Scale VLSIs , 2009 .

[6]  Axel Jantsch,et al.  Integrated Circuits and Systems Series , 2017 .

[7]  Antonio Gnudi,et al.  TFET Inverters With n-/p-Devices on the Same Technology Platform for Low-Voltage/Low-Power Applications , 2014, IEEE Transactions on Electron Devices.

[8]  Massimo Alioto,et al.  Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II–Evaluation at Circuit Level and Design Perspectives , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  T. Fukui,et al.  Steep-slope tunnel field-effect transistors using III–V nanowire/Si heterojunction , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[10]  Ching-Te Chuang,et al.  Design and Analysis of Robust Tunneling FET SRAM , 2013, IEEE Transactions on Electron Devices.

[11]  Ching-Te Chuang,et al.  Evaluation of Stability, Performance of Ultra-Low Voltage MOSFET, TFET, and Mixed TFET-MOSFET SRAM Cell With Write-Assist Circuits , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[12]  Dhiraj K. Pradhan,et al.  A novel Si-Tunnel FET based SRAM design for ultra low-power 0.3V VDD applications , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[13]  David Blaauw,et al.  Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs) , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Narayanan Vijaykrishnan,et al.  Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[15]  Kartik Mohanram,et al.  Robust 6T Si tunneling transistor SRAM design , 2011, 2011 Design, Automation & Test in Europe.

[16]  A. Seabaugh,et al.  Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.

[17]  Narayanan Vijaykrishnan,et al.  Tunnel FET technology: A reliability perspective , 2014, Microelectron. Reliab..

[18]  Rita Rooyackers,et al.  Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction Tunnel-FETs , 2013 .

[19]  S. Trellenkamp,et al.  Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.

[20]  Massimo Alioto,et al.  Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interaction and Evaluation at Device Level , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.