DC Parametric Test and IDDQ Test Using Advantest T2000 ATE

[1]  R. Rajsuman,et al.  Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.

[2]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[3]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[4]  Michele Favalli,et al.  Analysis of resistive bridging fault detection in BiCMOS digital ICs , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Chen-Wei Lin,et al.  Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  M. Sytrzycki,et al.  Modeling of gate oxide shorts in MOS transistors , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Praveen Venkataramani,et al.  Reducing ATE Test Time by Voltage and Frequency Scaling , 2014 .