论文信息 - Effective Digital IO Pin Modeling Methodology Based on IBIS Model

Effective Digital IO Pin Modeling Methodology Based on IBIS Model

IBIS (I/O buffer information specification) model is widely used in signal integrity analysis of on-board high-speed digital systems. IBIS model is converted equivalent SPICE behavioral model when used board-level simulations. It is important to represent accurately output buffer's switching characteristics converting IBIS model to SPICE behavioral model. This paper proposes a new modeling algorithm to represent output buffer's switching characteristics in IBIS model. The accuracy of the proposed algorithm has verified through SPICE simulation with other behavioral models.

Kyoung Park | Won-Ok Kwon

[1] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[2] Ying Wang,et al. The development of analog SPICE behavioral model based on IBIS model , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[3] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation , 1997 .

[4] Jiayuan Fang,et al. Extraction of transient behavioral model of digital I/O buffers from IBIS , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.

[5] Youngshin Han,et al. On the Repair of Memory Cells with Spare Rows and Columns for Yield Improvement , 2004, AsiaSim.

[6] C. H. Small. IBIS VS. SPICE : HAS ONE EMERGED AS THE BEST FOR BOARD-LEVEL SIMULATION ? , 1999 .