Use of statistical timing analysis on real designs
暂无分享,去创建一个
Emre Tuncer | Tao Lin | Alessandra Nardi | S. Naidu | A. Antonau | S. Gradinaru | J. Song
[1] V. Zolotov,et al. Statistical clock skew analysis considering intradie-process variations , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Lawrence T. Pileggi,et al. Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[3] K. Ravindran,et al. First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Yehea I. Ismail,et al. Statistical static timing analysis: how simple can we get? , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[5] Lawrence T. Pileggi,et al. STAC: statistical timing analysis with correlation , 2004, Proceedings. 41st Design Automation Conference, 2004..
[6] C. E. Clark. The Greatest of a Finite Set of Random Variables , 1961 .