A 1.8V 450mW VDSL 4-band analog front end IC in 0.18μm CMOS
暂无分享,去创建一个
A. Wiesbauer | Martin Clara | Christian Fleischhacker | Hubert Weinberger | B. Seger | Thomas Pötscher
[1] A. Wiesbauer,et al. A 800 mW, full-rate ADSL-RT analog frontend IC with integrated line driver , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).
[2] E. Naviasky,et al. An integrated analog front-end for VDSL , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[3] Joerg Hauptmann,et al. A 13.5–bit cost optimized multi–bit delta–sigma ADC for ADSL , 1999 .
[4] P. C. Maulik,et al. A 12-bit integrated analog front-end for broadband wireline networks , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).