A 7uW deep-sleep, ultra low-power WLAN baseband LSI for mobile applications
暂无分享,去创建一个
Hirotsugu Kajihara | Yasuo Unekawa | Toshio Fujisawa | Akira Yamaga | Kuniaki Ito | Toshiyuki Yamagishi | Masahiro Sekiya | Daisuke Taki | Hiroyuki Hara | Tatsuo Shiozawa | Tetsuya Fujita | Masanori Kuwahara | Youichiro Shiba | Kouji Horisaki
[1] K. Ohmori,et al. A 160 mW, 80 nA standby, MPEG-4 audiovisual LSI with 16 Mb embedded DRAM and a 5 GOPS adaptive post filter , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[2] 山本 英明,et al. A 160mW, 80nA Standby, MPEG-4 Audiovisual LSI with 16Mb Embedded DRAM and a 5GOPS Adaptive Post Filter(VSLI一般(ISSCC'03関連特集)) , 2003 .
[3] Chen Kong Teh,et al. A 9.7mW AAC-Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65nm CMOS Technology , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.