Test data manipulation techniques for energy-frugal, rapid scan test
暂无分享,去创建一个
[1] Sarita Thakar,et al. On the generation of test patterns for combinational circuits , 1993 .
[2] Ozgur Sinanoglu,et al. Modeling scan chain modifications for scan-in test power minimization , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[3] Janak H. Patel,et al. Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).
[4] Nur A. Touba,et al. Virtual scan chains: a means for reducing scan length in cores , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[5] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[6] Ozgur Sinanoglu,et al. Scan power reduction through test data transition frequency analysis , 2002, Proceedings. International Test Conference.
[7] Ozgur Sinanoglu,et al. A novel scan architecture for power-efficient, rapid test , 2002, ICCAD 2002.
[8] Krishnendu Chakrabarty,et al. System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Ozgur Sinanoglu,et al. Aggressive test power reduction through test stimuli transformation , 2003, Proceedings 21st International Conference on Computer Design.
[10] Akihiro Yamamoto,et al. Parity-scan design to reduce the cost of test application , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[12] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[13] Lee Whetsel,et al. Adapting scan architectures for low power operation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[14] Nur A. Touba,et al. Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[15] Hans-Joachim Wunderlich,et al. Minimized Power Consumption for Scan-Based BIST , 2000, J. Electron. Test..
[16] Alex Orailoglu,et al. Test volume and application time reduction through scan chain concealment , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).