A Study of Mapping Method for Variable Grain Logic Cell Architecture