A medium-grain reconfigurable processor organization

In this paper a novel and extremely configurable execution core is presented for a standard five-stage pipelined processor. This processor implementation targets a medium grain highly reconfigurable hardware architecture that has been developed for DSPs applications. Using the Spec Espresso and Li benchmarks, analysis of different data forwarding mechanisms and machine per system clock factors are offered. Results show that with an increase in 16.7% or 28.7% hardware size execution time can be reduced by up to 10.79% and 15.63% respectively.

[1]  José G. Delgado-Frias,et al.  Medium-Grain Cells for Reconfigurable DSP Hardware , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Jose G. Delgado-Frias,et al.  Performance-power tradeoffs of 8T FinFET SRAM cells , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  David A. Patterson,et al.  Computer Organization and Design, Fourth Edition, Fourth Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design) , 2008 .

[4]  Jose G. Delgado-Frias,et al.  A medium-grain reconfigurable processing unit , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[5]  Trio Adiono,et al.  A pipelined double-issue MIPS based processor architecture , 2009, 2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS).

[6]  Tiecai Li,et al.  ECOMIPS: an economic MIPS CPU design on FPGA , 2004 .

[7]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.