Design and Implementation of A Lottery-based Bandwidth Guaranteed and Low Latency Arbiter for On-Chip Bus

Abstract In the paper, we propose the two-level Lottery-based bus arbitration algorithm, which is called RB_Lottery arbitration algorithm, where R means real-time, and B means binary group logic for priority selections. The proposed bus arbitration solves the impartiality and starvation problems which exist in the previous Lottery method, and reduces the average latency of bus requests for real-time applications. The software simulation results show that the proposed RB_Lottery algorithm has better performance of bandwidth guarantees, and has less average latency of bus requests than the Lottery arbitration.

[1]  Sujit Dey,et al.  Evaluation of the traffic-performance characteristics of system-on-chip communication architectures , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[2]  Chi-Ho Lin,et al.  The efficient bus arbitration scheme in SoC environment , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..