A power supply circuit recycling charge in adiabatic dynamic CMOS logic circuits

In this paper, a power supply circuit is proposed for adiabatic dynamic CMOS logic circuit. Charge in load capacitors of gates can be recycled by using this power supply circuit. It leads to lower power consumption than without recycling. In this paper, source voltage of adiabatic dynamic CMOS inverter chain circuits is supplied with the circuit to evaluate the usefulness of the circuit. The results show that the circuits can work with smaller power consumption than without recycling.

[1]  Vojin G. Oklobdzija,et al.  Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Masaki Hashizume,et al.  Power supply circuit for high speed operation of adiabatic dynamic CMOS logic circuits , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[3]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[4]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Mitsuru Mizunuma,et al.  Adiabatic dynamic CMOS logic circuit , 2000 .