Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors

The ever-increasing resolution of CMOS imagers has had a profound impact on their analog readout electronics, and, in particular, on their ADC architecture. This paper gives an overview of the development of column-parallel ADCs that enable the high-speed and power-efficient readout of high-resolution CMOS imagers. In particular, the recently proposed multiple-ramp single-slope (MRSS) ADC will be discussed.

[1]  Leif Lindgren.  A New Simultaneous Multislope ADC Architecture for Array Implementations , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  Albert J. P. Theuwissen,et al.  A CMOS Image Sensor with a Column-Level Multiple-Ramp Single-Slope ADC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Bedabrata Pain,et al.  CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter , 1997 .

[5]  B. Mansoorian,et al.  A 250 mW 60 frame/s 1280×720 pixel 9b CMOS Digital Image Sensor , 1999 .

[6]  M.F. Snoeij,et al.  Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.

[7]  T. Arakawa,et al.  A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[8]  Woodward Yang,et al.  An integrated 800/spl times/600 CMOS imaging system , 1999 .

[9]  K. Findlater,et al.  SXGA pinned photodiode CMOS image sensor in 0.35 /spl mu/m technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  Chan-Ki Kim,et al.  A novel double slope analog-to-digital converter for a high-quality 640/spl times/480 CMOS imaging system , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).

[11]  Bedabrata Pain,et al.  CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter , 1997 .

[12]  S. Kawahito,et al.  A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters , 2005, IEEE Journal of Solid-State Circuits.

[13]  S. Decker,et al.  A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).